

Practice Questions

1. Simplify the following Boolean function F together with the don't-care conditions d; then express the simplified function in minimum SOP and minimum POS.


Implement two –level (i) NAND-NAND (ii) NOR-NOR (iii) AND –NOR (iv) OR – NAND

$$(a) F(x, y, z) = \sum(0, 1, 2, 4, 5) \quad d(x, y, z) = \sum(3, 6, 7)$$


$$(b) F(A, B, C, D) = \sum(0, 6, 8, 13, 14) ; d(A, B, C, D) = \sum(2, 4, 10)$$



$$(c) F(A, B, C, D) = \sum(1, 3, 5, 7, 9, 15) ; d(A, B, C, D) = \sum(4, 6, 12, 13)$$

2. Determine the input conditions needed to cause the output in figure to go to its active state.




3. The circuit figure is supposed to be a simple digital combination lock whose output will generate an active –LOW signal for only one combination of inputs. Modify the circuit diagram so that it represents more effectively the circuit operation. Also modify the circuit for active HIGH. Writdown the statements for both(active HIGH and LOW output).







4. Simplify the expression for the output of the figure. Also draw the circuits diagram for simplified expression.




5. Write the output expression for each circuit as it appears in Figure and then change each circuit to an equivalent AND-OR configuration.




6. Simplify the circuit in Figure as much as possible, and verify that the simplified circuit is equivalent to the original by showing that the truth tables are identical.




7. For the parallel adder in Figure, determine the complete sum by analysis of the logical operation of the circuit. Verify your result by longhand addition of the two input numbers.




8. The circuit shown in Figure is a 4-bit circuit that can add or subtract numbers in a form used in computers (positive numbers in true form; negative numbers in complement form). (a) Explain what happens when the *Add/Subt.* input is HIGH. (b) What happens when *Add/Subt.* is LOW? (c) assume the inputs are *Add/Subt.* A = 1010, and B = 1101. What is the output?




9. The input waveforms in Figure are applied to a 2-bit adder. Determine the waveforms for the sum and the output carry in relation to the inputs by constructing a timing diagram.




10. The waveforms in Figure are applied to the comparator as shown. Determine the output ($A = B$) waveform.




11. For the 4-bit comparator in Figure, plot each output waveform for the inputs shown. The outputs are active-HIGH.




12. Show the decoding logic for each of the following codes if an active-HIGH (1) output is required: (a) 1101 (b) 1000 (c) 11011 (d) 11100
13. Solve above Problem, given that an active-LOW (0) output is required.
14. You wish to detect only the presence of the codes 1010, 1100, 0001, and 1011. An active-HIGH output is required to indicate their presence. Develop the minimum decoding logic with a single output that will indicate when any one of these codes is on the inputs. For any other code, the output must be LOW.
15. If the input waveforms are applied to the decoding logic as indicated in Figure 6-76, sketch the output waveform in proper relation to the inputs.




16. BCD numbers are applied sequentially to the BCD-to-decimal decoder in Figure 6-77. Draw a timing diagram, showing each output in the proper relationship with the others and with the inputs.



17. A 7-segment decoder/driver drives the display in Figure . If the waveforms are applied as indicated, determine the sequence of digits that appears on the display.



18. For the decimal-to-BCD encoder logic of Figure, assume that the 9 input and the 3 input are both HIGH. What is the output code? Is it a valid BCD (8421) code?




19. A 74HC147 encoder has LOW levels on pins 2, 5, and 12. What BCD code appears on the outputs if all the other inputs are HIGH?
20. Design a logic circuit whose output is High only when a majority of inputs A, B and C are Low.
21. Design a circuit that produced a HIGH out only when all three inputs are at the same level.
22. The notation $x_1 x_0$ represents a two-bit binary number that can have any value (00, 01, 10, 11); for example, when $x_1 = 1$, $x_0 = 0$, the binary number is 10, and so on. Similarly y_1, y_0 represent another two-bit binary number. Design a logic circuit, using x_1, x_0, y_1 , and y_0 inputs, whose output will be HIGH only when the two binary numbers $x_1 x_0$ and $y_1 y_0$ are opposite.


23. A four-bit binary number is represented as A3, A2, A1, A0, where A3, A2, A1 and A0 represent the individual bits and A0 is equal to the LSB. Design a logic circuit that will produce a HIGH out put whenever the binary number is greater than 0010 and less than 1000.
24. Write the function table for a half subtractor (input A and B, output DIFF and CARRY). From the function table, design two logic circuits that will act as half subtractor.
25. Derive an expression for 2-bit magnitude comparator using Table.

A2	A1	B2	B1	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			

26. A BCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in a display indicator used for displaying the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segments in the display, as shown in Fig. P4-16(a). The numeric designation chosen to represent the decimal digit is shown in Fig. P4-16(b). Design the BCD-to-seven-segment decoder using a minimum number of NAND gates. The six invalid combinations should result in a blank display.



(a) Segment designation



(b) Numerical designation for display

27. Show the logic required to convert a 10-bit binary number to Gray code and use that logic to convert the following binary numbers to Gray code:
 (a) 1010111100 (b) 1111000011 (c) 1011110011 (d) 1000000001
28. Show the logic required to convert a 10-bit Gray code to binary and use that logic to convert the following Gray code words to binary:
 (a) 1010111100 (b) 1111000011 (c) 1011110011 (d) 1000000001
29. For the multiplexer in Figure1, determine the output for the following input states: $D_0 = 1, D_1 = 0, D_2 = 0, D_3 = 1$,
 (a) $S_0 = 0, S_1 = 1$ (b) $S_1 = 0, S_1 = 1$ (c) $S_0 = 1, S_1 = 0$




Figure1

30. If the data-select inputs to the multiplexer in above Figure1 are sequenced as shown by the waveforms in Figure2, determine the output waveform with the data inputs specified in Problem3.





Figure2

31. The waveforms in Figure3 are observed on the inputs of a 74HC151 8-input multiplexer. Sketch the Y output waveform.



32. Develop the total timing diagram (inputs and outputs) for a 74HC154 used in a demultiplexing application in which the inputs are as follows: The data-select inputs are repetitively sequenced through a straight binary count beginning with 0000, and the data input is a serial data stream carrying BCD data representing the decimal number 2468. The least significant digit (8) is first in the sequence, with its LSB first, and it should appear in the first 4-bit positions of the output.
33. Implement the following Boolean function using decoder.
 $(A, B, C, D) = \Sigma (1, 2, 3, 7, 9, 13, 15)$
34. Implement the logic function in table by using a 74S151 8 input data selector/multiplexer. $X(A_3, A_2, A_1, A_0) = \Sigma(2, 3, 4, 8, 9, 10, 11, 15)$
35. Implement a full adder circuit by using:
 (a) 3-to-8 line Decoder (b) 4 X 1 Multiplexers.
36. Construct a 16 X 1 multiplexer using 8x1 and 2x1 multiplexers