

oneAPI and Data Parallel C++

August 10, 2021



oneAPI Overview



Why one API?


Heterogeneity is already here.

- Over half of the Top 10 in the TOP500 are heterogeneous machines.
- Domain specific accelerators on the rise
 - Energy efficiency a design concern

Supercomputer Power (FLOPS), 1993 to 2020



The growth of supercomputer power, measured as the number of floating-point operations carried out per second (FLOPS) by the largest supercomputer in any given year. FLOPS are a measure of calculations per second for floating-point operations. Floating-point operations are needed for very large or very small real numbers, or computations that require a large dynamic range. It is therefore a more accurate measured than simply instructions per second.




Source: TOP500 Supercomputer Database

CC BY



SPECIALIZED WORKLOADS REQUIRE SPECIALIZED HARDWARE

Growth in specialized workloads



No common programming language or APIs

Inconsistent tool support across platforms

Each platform requires unique software investment


Diverse set of data-centric hardware required



oneAPI

Unified programming model to simplify development across diverse architectures

- Unified and simplified language and libraries for expressing parallelism
- Uncompromised performance
- Based on industry standards and open specifications
- Interoperable with existing programming models






oneAPI INDUSTRY SPEC

Rev. 1.1 provisional available now @ oneAPI.com

License: Creative Commons

Drive the XPU programming standard through:

- Open call for community input
- Technical Advisory Boards comprised of 30+ leading industry experts





oneAPI OPEN-SOURCE IMPLEMENTATIONS

Establish a base oneAPI software stack to use immediately

All 9 elements have open-source projects

Contributions follow well-known open-source methods & governance (<u>GitHub</u>)

Allows for port to new platforms with minimum uplift

 Already have contributions targeting Intel XPUs, NVIDIA GPUs, AMD GPUs, ARM CPUs, etc.

Freedom of Choice in Hardware

Codeplay contribution to DPC++ brings SYCL support for NVIDIA GPUs

oneAPI oneDNN on Arm for A64FX Fugaku

Extending DPC++ with Support for Huawei AI Chipset

NERSC, ALCF, CODEPLAY PARTNER ON SYCL FOR NEXT-GENERATION SUPERCOMPUTERS



DPC++ Overview



DATA PARALLEL C++

Standards-based, Cross-architecture Language


Language to deliver parallel programming productivity and uncompromised performance across CPUs and XPUs

Based on modern C++

Incorporates SYCL to support data parallelism and heterogeneous programming

Includes open extensions to simplify data parallel programming

DPC++ = ISO C++ and Khronos* SYCL* and Extensions





DATA PARALLEL C++

A complete program

Single source

Host code and heterogeneous accelerator kernels can be mixed in same source files

Familiar C++

Library constructs add functionality, such as:

Construct	Purpose
queue	Work targeting
Pointers/Buffers	Data management
parallel_for	Parallelism

Host code

Accelerator device code

Host code

```
#include <sycl/sycl.hpp>
constexpr int num=16;
using namespace sycl;
int main() {
  queue Q; // use default device
  auto R = range<1>{ num };
  buffer<int> A{ R };
  int *B = malloc_shared<int>(R, Q);
  Q.submit([&](handler& h) {
    accessor out{A, h};
    h.parallel_for(R, [=](id<1> idx) {
      out[idx] = B[idx]; });
  });
  host_accessor result{A, read_only};
  for (int i=0; i<num; ++i)</pre>
    std::cout << result[i] << "\n";</pre>
  return 0;
```



DATA PARALLEL C++

Enhance productivity and performance

DPC++: Fast-moving open collaboration feeding into the SYCL standard

Open source implementation with goal of upstream LLVM

DPC++ extensions aim to become core SYCL, or Khronos extensions

SYCL 2020 is the newest version

80% of SYCL 2020 features were DPC++ extensions

DPC++ = ISO C++ and Khronos* SYCL* and Extensions

Extensions

Unified Shared Memory

Sub-groups

Ordered queues

Pipes

Optional lambda name



Performance Portability?

Does DPC++ claim to solve performance portability?

• No.

Normal DPC++ code will run well on different hardware

Data parallel programming models map well to hardware

Peak performance may require hardware specific optimizations

Different block sizes, optimized operations, etc.



Language Features

Buffers

Abstracts memory management and data movement

Scheduler

Graph execution of kernels controlled by dependences

Unified Shared Memory

Pointer-based programming that enables desired level of control over data movement

Data Parallelism and Tasks

Many ways to express tasks and data parallel computations

Device Management

Manage contexts; Discover and select devices

Low Level Interop

Interoperability with Level Zero, OpenCL, CUDA, etc objects

Error Handling

Detect and diagnose

Built-in Functions

Rich library of common math operators and atomic operations

Data Types

Scalar and vector data types, swizzles

Extensions

Device-specific extensions to enable best performance



Buffers

Buffers are one abstraction for data in DPC++/SYCL

- Multi-dimensional arrays
- Not suited for complex data structures that contain pointers

Data movement happens implicitly through data dependences

```
auto A = (int *) malloc(N * sizeof(int));
                  auto B = (int *) malloc(N * sizeof(int));
Declare C++ Arrays
                  auto C = (int *) malloc(N * sizeof(int));
                  for (int i = 0; i < N; i++) {</pre>
 Initialize Arrays
                    A[i] = i; B[i] = 2*i;
                     buffer<int, 1> Ab(A, range<1>{N});
 Declare Buffers
                     buffer<int, 1> Bb(B, range<1>{N});
                     buffer<int, 1> Cb(C, range<1>{N});
                     q.submit([&] (handler& h) {
                       auto R = range<1>{N};
                       auto aA = accessor(Ab, h, read_only);
Declare Accessors
                       auto aB = accessor(Bb, h, read_only);
                       auto aC = accessor(Cb, h, write_only);
                       h.parallel_for(R, [=] (id<1> i) {
 Use Accessors in
                         aC[i] = aA[i] + aB[i];
     Kernel
                       });
                     });
                    q.wait();
 Arrays Updated
                  } // A,B,C updated
```



Unified Shared Memory

Unified Shared Memory (USM) is a new feature in DPC++ and SYCL 2020:

- Pointer-based approach for data management
- Complements buffers, not a replacement

Why USM?

- Simplify porting existing C++ codes
- Give desired level of control over data movement



USM Allocation Types

Three types of allocations:

- Device
 - Accessible on device, not on host
 - "Give me a pointer to an allocation in my GPU's DRAM"
 - Use when you want full control over data movement
- Host
 - Accessible on host and device
 - Allocated in pinned Host memory, does not migrate to device
 - Useful for rarely-accessed or VERY large data sets
- Shared
 - Accessible on host and device think CUDA "managed memory"
 - Can migrate between host and device
 - Use when you want things to "just work"



Parallelism within a Kernel: Simple

1-D array Application specifies size of the overall work auto total = range{num}; buffer<int> a{total}; 2-D array queue{}.submit([&](handler& h) { accessor out{a, h}; h.parallel_for(total, [=](auto idx) { Runtime/HW decide out[idx] = idx[0];how to apply kernel }); 3-D array 1 work-item Kernel invoked once per work item



1-D array


Parallelism within a Kernel: ND-Range


Application also specifies number of items to group into a "work-group"

```
auto total = range{num};
auto wg = range{num/2};
buffer<int> a{total};

queue{}.submit([&](handler& h) {
   accessor out{a, h};
   h.parallel_for(nd_range{total, wg},
        [=](auto idx) {
        // kernel
   });
});
```

Gives application more control over how to map parallelism to hardware.





ND-range parallelism exposes hardware common on many accelerators, including new memory scope




Real applications are not so simple

Abstractions are great – until they're not

• Sometimes need to step outside the abstraction in small % of code to get best performance

Achieving close to peak performance can require more information in the compiler






Sub-groups

Additional level of execution model hierarchy in DPC++

• Formalizes mapping to what **can** be SIMD hardware – enables cross-lane



SYCL 2020 sub-group algorithms

```
sycl::sub_group sg = it.get_sub_group();

auto a = sycl::shift_group_left(sg, x, 1);
auto b = sycl::shift_group_right(sg, x, 1);
auto c = sycl::select_from_group(sg, x, id);
auto d = sycl::permute_group_by_xor(sg, x, mask);
```

e.g. Shuffles as free functions. Names aligned with C++



Reductions

Reductions are an important parallel pattern

- Language support enables:
 - Efficient implementations in the runtime
 - Programmer convenience by not reinventing the wheel

```
myQueue.submit([&](handler& h) {

    // Input values to reductions are standard accessors (or USM pointers)
    auto inputValues = accessor(valuesBuf, h, read_only);

    // Create temporary objects describing variables with reduction semantics
    auto sumReduction = reduction(sumBuf, h, plus<>());
    auto maxReduction = reduction(maxBuf, h, maximum<>());

    // parallel_for performs two reduction operations
    h.parallel_for(range<1>{1024}, sumReduction, maxReduction,
        [=](id<1> idx, auto& sum, auto& max) {
        sum += inputValues[idx];
        max.combine(inputValues[idx]);
    });
});
});
```



Want to learn more about DPC++?

Many ways to check it out:

- Download a oneAPI Toolkit from Intel
- Build the open source compiler from Github
- Try the Intel DevCloud

Want to learn DPC++?

- Great Jupyter notebook-based learning modules on DevCloud
- Read the free book
- Code samples: https://github.com/Apress/data-parallel-CPP

