

DESIGN CROSS SECTION CHART TOTAL THICKNESS 1.6 MM

L1: TOP CONDUCTOR - COPPER + PLATING 0.035 MM
* DIELECTRIC - FR-4 0.175 MM (TOP PRIORITY)
L2: L2 PLANE - COPPER 0.035 MM
* DIELECTRIC - FR-4 1.11 MM
L3: L3 PLANE - COPPER 0.035 MM
* DIELECTRIC - FR-4 0.175 MM
L4: BOTTOM CONDUCTOR - COPPER + PLATING 0.035 MM

DRILL CHART: TOP to BOTTOM			
ALL UNITS ARE IN MILLIMETERS			
FIGURE	FINISHED SIZE	PLATED	QTY
•	0.2	PLATED	1193
⊙	0.201	PLATED	25
•	1.05	PLATED	75
•	1.1	PLATED	1
⚙	3.2	PLATED	4
•	0.899	NON-PLATED	6
•	1.0	NON-PLATED	3
•	3.2	NON-PLATED	2
⊙	1.3x0.6	PLATED	2

TOTAL HOLES: 1311

DESIGN INFORMATION	
MIN. TRACK WIDTH:	0.15 mm
MIN. CLEARANCE:	0.15 mm
MIN. VIA PAD SIZE:	0.40 mm
MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/-150 um, HOLES +/-80 um	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/-80 um	
MATERIAL:	
<input checked="" type="checkbox"/> FR-4	<input type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER
THICKNESS: <input checked="" type="checkbox"/> 1.6mm +/-10%	<input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SILKSCREEN RESIST COLOR:	<input type="checkbox"/> GREEN <input checked="" type="checkbox"/> OTHER RED
	<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG)	<input type="checkbox"/> ENERPIG
<input type="checkbox"/> IMM. TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRIM PER MI BOARD OUTLINE	<input checked="" type="checkbox"/> V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs	
TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS	-> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
<input checked="" type="checkbox"/> RoHS	<input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.	
PCB MUST BEAR THE UL94V-0 UL REG. MATERIAL ID NUMBER: BOTTOM LAYER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input checked="" type="checkbox"/> NONE <input type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
<input type="checkbox"/> XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX MIL VIAS REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
<input type="checkbox"/> LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE	
TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	
TITLE: LAUNCHXL-CC1352R1	
PROJECT NUMBER: WCS038	
FILE NAME: LAUNCHXL-CC1352R1.brd	
DESIGNER: SJO	DATE: 2018-10-25
REVISION: B	ALLEGRO DESIGNER VERSION: 17.2
SCALE: 1.00	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.