

数字系统设计作业


学号: 515030910059 姓名: 王靖康 日期: 12月25日

第1题:

(1) 设计模块 (测试模块)

```
1  `timescale 10ns/1ns
2
3  module wavegen(output reg wave);
4
5      initial begin
6          wave = 0;
7          #2 wave = 1;
8          #1 wave = 0;
9          #9 wave = 1;
10         #10 wave = 0;
11         #2 wave = 1;
12         #3 wave = 0;
13         #5 wave = 1;
14     end
15
16     initial begin
17         $monitor("Current Time: %tns,", $time, "<---->wave=%b", wave);
18     end
19
20 endmodule
21
```

(2) 测试波形图:



(3) 显示输出:

```
VSIM 9> run
# Current Time: 0ns,<---->wave=0
# Current Time: 20ns,<---->wave=1
# Current Time: 30ns,<---->wave=0
# Current Time: 120ns,<---->wave=1
# Current Time: 220ns,<---->wave=0
# Current Time: 240ns,<---->wave=1
# Current Time: 270ns,<---->wave=0
# Current Time: 320ns,<---->wave=1
```

(4) 设计说明:

由于该题目为模型实现波形生成功能，可以在模块内部测试模块正确性，且题目中只提到一个 wavegen 模块，故将设计模块和测试模块合二为一。

第 2 题:


(1) 设计模块

```
1  module Encoder8x3(output reg [2:0] code,  
2                      input [7:0] data);  
3  
4  always @(*) begin  
5      case (data)  
6          8'b0000_0001: code = 0;  
7          8'b0000_0010: code = 1;  
8          8'b0000_0100: code = 2;  
9          8'b0000_1000: code = 3;  
10         8'b0001_0000: code = 4;  
11         8'b0010_0000: code = 5;  
12         8'b0100_0000: code = 6;  
13         8'b1000_0000: code = 7;  
14         default: code = 3'bx;  
15     endcase  
16 end  
17  
18 endmodule
```

(2) 测试模块

```
1  `include "Encoder8x3.v"  
2  `timescale 10ns/1ns  
3  
4  module tb_Encoder;  
5      reg [7:0] t_data;  
6      wire [2:0] t_code;  
7  
8      Encoder8x3 test(.data(t_data), .code(t_code));  
9  
10     initial begin  
11         t_data = 0;  
12         #10 t_data = 8'b0000_0001;  
13         #10 t_data = 8'b0000_0010;  
14         #10 t_data = 8'b0000_0100;  
15         #10 t_data = 8'b0000_1000;  
16         #10 t_data = 8'b0001_0000;  
17         #10 t_data = 8'b0010_0000;  
18         #10 t_data = 8'b0100_0000;  
19         #10 t_data = 8'b1000_0000;  
20         #10 $stop;  
21     end  
22  
23     initial begin  
24         $monitor("Current time %tns, ", $time, "<----> t_data:%b, t_code:%b", t_data, t_code);  
25     end  
26 endmodule
```

(3) 测试波形图



(4) 显示输出

```
VSIM 14> run
# Current time          100ns, <----> t_data:00000001, t_code:000
# Current time          200ns, <----> t_data:00000010, t_code:001
# Current time          300ns, <----> t_data:00000100, t_code:010
# Current time          400ns, <----> t_data:00001000, t_code:011
# Current time          500ns, <----> t_data:00010000, t_code:100
# Current time          600ns, <----> t_data:00100000, t_code:101
# Current time          700ns, <----> t_data:01000000, t_code:110
# Current time          800ns, <----> t_data:10000000, t_code:111
# Break in Module tb_Encoder at C:/Software/modeltech64_10.1c/workspace/Assignments/tb_Encoder8x3.v
```

第 3 题:

(1) 设计模块

```
1  module mux2x1(output dout,
2      input sel,
3      input [1:0] din);
4
5      bufif1 b2(dout, din[1], sel);
6      bufif0 b1(dout, din[0], sel);
7
8  endmodule
9
10 `include "mux2x1.v"
11
12 module mux4x1(output dout,
13     input [1:0] sel,
14     input [3:0] din);
15
16     wire dout1;
17     wire dout2;
18
19     mux2x1 m1_mux2x1(.dout(dout1),
20         .sel(sel[0]),
21         .din(din[3:2]));
22
23     mux2x1 m2_mux2x1(.dout(dout2),
24         .sel(sel[0]),
25         .din(din[1:0]));
26
27     assign dout = (sel[1] & dout1) | (~sel[1] & dout2);
28
29 endmodule
```


(2) 测试模块

```
1  `timescale 10ns/1ns
2  `include "mux2x1.v"
3
4  module tb_mux2x1;
5      reg [1:0] t_din;
6      reg t_sel;
7      wire t_dout;
8
9      mux2x1 m_mux2x1(.dout(t_dout),
10                      .sel(t_sel),
11                      .din(t_din));
12
13     initial begin
14         t_sel = 1'b1; t_din = 2'b00;
15         #10 t_din = 2'b10;
16         #10 t_din = 2'b11;
17         #10 t_din = 2'b01;
18         #10 t_din = 2'b00;
19         #10 t_din = 2'b10;
20         #10 t_din = 2'b01;
21         #10 t_sel = 1'b0;
22         #10 t_din = 2'b00;
23         #10 t_din = 2'b01;
24     end
25 endmodule
26
```



```
1  `timescale 10ns/1ns
2  `include "mux4x1.v"
3
4  module tb_mux4x1;
5      reg [3:0] t_din;
6      reg [1:0] t_sel;
7      wire t_dout;
8
9      mux4x1 m_mux4x1(.dout(t_dout),
10                      .sel(t_sel),
11                      .din(t_din));
12
13     initial begin
14         t_sel = 2'b11; t_din = 4'b0000;
15         #10 t_din = 4'b1000;
16         #10 t_din = 4'b1110;
17         #10 t_din = 4'b0101;
18         #10 t_sel = 2'b10;
19         #10 t_din = 4'b0010;
20         #10 t_din = 4'b1011;
21         #10 t_din = 4'b0101;
22         #10 t_sel = 2'b01;
23         #10 t_din = 4'b0001;
24         #10 t_din = 4'b0110;
25         #10 t_din = 4'b0100;
26         #10 t_sel = 2'b00;
27         #10 t_din = 4'b1000;
28         #10 t_din = 4'b1110;
29         #10 t_din = 4'b0101;
30     end
31 endmodule
```

(3) 测试波形图



第 4 题:

(1) 设计模块

```

1  module comb_str(output Y,
2                  input A, B, C, D);
3      wire [4:0] tmp;
4      or U3(tmp[0], A, D);
5      not U2(tmp[1], tmp[0]);
6      not U1(tmp[2], D);
7      and U4(tmp[3], B, C, tmp[2]);
8      and U5(Y, tmp[3], tmp[1]);
9
10 endmodule

```

```

1  module comb_dataflow(output Y,
2                  input A, B, C, D);
3      wire [4:0] tmp;
4      assign tmp[0] = A | D;
5      assign tmp[1] = ~tmp[0];
6      assign tmp[2] = ~D;
7      assign tmp[3] = B & C & tmp[2];
8      assign Y = tmp[3] & tmp[1];
9
10 endmodule

```

```

1  module comb_behavior(output Y,
2                  input A, B, C, D);
3      reg [4:0] tmp;
4      reg Y_tmp;
5      always @(*) begin
6          tmp[0] = A | D;
7          tmp[1] = ~tmp[0];
8          tmp[2] = ~D;
9          tmp[3] = B & C & tmp[2];
10         Y_tmp = tmp[3] & tmp[1];
11     end
12     assign Y = Y_tmp;
13 endmodule

```

```

1  primitive comb(output Y,
2      input A, B, C, D);
3
4  table
5      // A  B  C  D  :  Y;
6      0  0  0  0  :  0;
7      0  0  0  1  :  0;
8      0  0  1  0  :  0;
9      0  0  1  1  :  0;
10     0  1  0  0  :  0;
11     0  1  0  1  :  0;
12     0  1  1  0  :  1;
13     0  1  1  1  :  0;
14     1  0  0  0  :  0;
15     1  0  0  1  :  0;
16     1  0  1  0  :  0;
17     1  0  1  1  :  0;
18     1  1  0  0  :  0;
19     1  1  0  1  :  0;
20     1  1  1  0  :  0;
21     1  1  1  1  :  0;
22 endtable
23
24 endprimitive
25
26 module comb_prim(output Y,
27     input A, B, C, D);
28
29     comb (Y, A, B, C, D);
30
31 endmodule

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "comb_dataflow.v"
3  `include "comb_str.v"
4  `include "comb_behavior.v"
5  `include "comb_prim.v"
6
7  module testbench_comb;
8      reg A, B, C, D;
9      wire Y1, Y2, Y3, Y4;
10
11     comb_dataflow test1(.Y(Y1), .A(A), .B(B), .C(C), .D(D));
12     comb_str test2(.Y(Y2), .A(A), .B(B), .C(C), .D(D));
13     comb_behavior test3(.Y(Y3), .A(A), .B(B), .C(C), .D(D));
14     comb_prim test4(.Y(Y4), .A(A), .B(B), .C(C), .D(D));
15
16     initial begin
17         #10 {A, B, C, D} = 4'b0000;
18         #10 {A, B, C, D} = 4'b0001;
19         #10 {A, B, C, D} = 4'b0010;
20         #10 {A, B, C, D} = 4'b0011;
21         #10 {A, B, C, D} = 4'b0100;
22         #10 {A, B, C, D} = 4'b0101;
23         #10 {A, B, C, D} = 4'b0110;
24         #10 {A, B, C, D} = 4'b0111;
25         #10 {A, B, C, D} = 4'b1000;
26         #10 {A, B, C, D} = 4'b1001;
27         #10 {A, B, C, D} = 4'b1010;
28         #10 {A, B, C, D} = 4'b1011;
29         #10 {A, B, C, D} = 4'b1100;
30         #10 {A, B, C, D} = 4'b1101;
31         #10 {A, B, C, D} = 4'b1110;
32         #10 {A, B, C, D} = 4'b1111;
33         #10 {A, B, C, D} = 4'b1x11;
34         #10 {A, B, C, D} = 4'b10x1;
35         #10 {A, B, C, D} = 4'b101x;
36         #10 {A, B, C, D} = 4'bxx11;
37         #10 {A, B, C, D} = 4'bxxx1;
38         #10 {A, B, C, D} = 4'bxxxx;
39     end
40
41     initial begin
42         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, D = %b, Y1 = %b, Y2 = %b, Y3 = %b",
43             A, B, C, D, Y1, Y2, Y3);
44     end
45 endmodule

```

(3) 测试波形图



(4) 显示输出

```
# Current time:          0ns<---->A = x, B = x, C = x, D = x, Y1 = x, Y2 = x, Y3 = x
# Current time:         100ns<---->A = 0, B = 0, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         200ns<---->A = 0, B = 0, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         300ns<---->A = 0, B = 0, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         400ns<---->A = 0, B = 0, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         500ns<---->A = 0, B = 1, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         600ns<---->A = 0, B = 1, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         700ns<---->A = 0, B = 1, C = 1, D = 0, Y1 = 1, Y2 = 1, Y3 = 1
# Current time:         800ns<---->A = 0, B = 1, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:         900ns<---->A = 1, B = 0, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1000ns<---->A = 1, B = 0, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1100ns<---->A = 1, B = 0, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1200ns<---->A = 1, B = 0, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1300ns<---->A = 1, B = 1, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1400ns<---->A = 1, B = 1, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1500ns<---->A = 1, B = 1, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1600ns<---->A = 1, B = 1, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1700ns<---->A = 1, B = x, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1800ns<---->A = 1, B = 0, C = x, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:        1900ns<---->A = 1, B = 0, C = 1, D = x, Y1 = 0, Y2 = 0, Y3 = 0
```

(5) 设计说明

四种设计方式均保证了相同的输出，特别是存在 x 时，均保证了只有输入全为 x，输出才为 x，其余情况均为 0。(除 UDP 方式，以为其不考虑 x 的情况，只考虑 0、1 二值的情况)

第 5 题

(1) 设计模块

```
1  module comb_Y1(output Y,  
2      input A, B, C);  
3  
4      wire Y1, Y2, Y3;  
5  
6      assign Y1 = (~A & B & C);  
7      assign Y2 = (~A & ~B & C);  
8      assign Y3 = (A & ~B);  
9  
10     assign Y = Y1 | Y2 | Y3;  
11  
12 endmodule  
13
```

```

1  module comb_Y2(output Y,
2      input A, B, C, D);
3
4      assign Y = (~A & B) | (A & B & ~C) | (A & ~B & C & D);
5
6  endmodule

```

(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "comb_Y2.v"
3
4  module tb_comb_Y2;
5
6      wire Y;
7      reg A, B, C, D;
8      wire Y;
9
10     comb_Y2 m_comb_Y2(Y, A, B, C, D);
11     initial begin
12         #10 {A, B, C, D} = 4'b0000;
13         #10 {A, B, C, D} = 4'b0001;
14         #10 {A, B, C, D} = 4'b0010;
15         #10 {A, B, C, D} = 4'b0011;
16         #10 {A, B, C, D} = 4'b0100;
17         #10 {A, B, C, D} = 4'b0101;
18         #10 {A, B, C, D} = 4'b0110;
19         #10 {A, B, C, D} = 4'b0111;
20         #10 {A, B, C, D} = 4'b1000;
21         #10 {A, B, C, D} = 4'b1001;
22         #10 {A, B, C, D} = 4'b1010;
23         #10 {A, B, C, D} = 4'b1011;
24         #10 {A, B, C, D} = 4'b1100;
25         #10 {A, B, C, D} = 4'b1101;
26         #10 {A, B, C, D} = 4'b1110;
27         #10 {A, B, C, D} = 4'b1111;
28     end
29
30     initial begin
31         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, D = %b, Y2 = %b",
32             A, B, C, D, Y);
33     end
34
35 endmodule

```

```

1  `timescale 10ns/1ns
2  `include "comb_Y1.v"
3
4  module tb_comb_Y1;
5
6      wire Y;
7      reg A, B, C;
8
9      comb_Y1 m_comb_Y1(.Y(Y), .A(A), .B(B), .C(C));
10
11     initial begin
12         #10 {A, B, C} = 3'b000;
13         #10 {A, B, C} = 3'b001;
14         #10 {A, B, C} = 3'b010;
15         #10 {A, B, C} = 3'b011;
16         #10 {A, B, C} = 3'b100;
17         #10 {A, B, C} = 3'b101;
18         #10 {A, B, C} = 3'b110;
19         #10 {A, B, C} = 3'b111;
20     end
21
22     initial begin
23         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, Y1 = %b",
24             A, B, C, Y);
25     end
26
27 endmodule

```


(3) 测试波形图



(4) 显示输出

```

VSIM 35> run
# Current time:          0ns<---->A = x, B = x, C = x, Y1 = x
# Current time:        100ns<---->A = 0, B = 0, C = 0, Y1 = 0
# Current time:        200ns<---->A = 0, B = 0, C = 1, Y1 = 1
# Current time:        300ns<---->A = 0, B = 1, C = 0, Y1 = 0
# Current time:        400ns<---->A = 0, B = 1, C = 1, Y1 = 1
# Current time:        500ns<---->A = 1, B = 0, C = 0, Y1 = 1
# Current time:        600ns<---->A = 1, B = 0, C = 1, Y1 = 1
# Current time:        700ns<---->A = 1, B = 1, C = 0, Y1 = 0
# Current time:        800ns<---->A = 1, B = 1, C = 1, Y1 = 0

VSIM 45> run
# Current time:          0ns<---->A = x, B = x, C = x, D = x, Y2 = x
# Current time:        100ns<---->A = 0, B = 0, C = 0, D = 0, Y2 = 0
# Current time:        200ns<---->A = 0, B = 0, C = 0, D = 1, Y2 = 0
# Current time:        300ns<---->A = 0, B = 0, C = 1, D = 0, Y2 = 0
# Current time:        400ns<---->A = 0, B = 0, C = 1, D = 1, Y2 = 0
# Current time:        500ns<---->A = 0, B = 1, C = 0, D = 0, Y2 = 1
# Current time:        600ns<---->A = 0, B = 1, C = 0, D = 1, Y2 = 1
# Current time:        700ns<---->A = 0, B = 1, C = 1, D = 0, Y2 = 1
# Current time:        800ns<---->A = 0, B = 1, C = 1, D = 1, Y2 = 1
# Current time:        900ns<---->A = 1, B = 0, C = 0, D = 0, Y2 = 0
# Current time:       1000ns<---->A = 1, B = 0, C = 0, D = 1, Y2 = 0
# Current time:       1100ns<---->A = 1, B = 0, C = 1, D = 0, Y2 = 0
# Current time:       1200ns<---->A = 1, B = 0, C = 1, D = 1, Y2 = 1
# Current time:       1300ns<---->A = 1, B = 1, C = 0, D = 0, Y2 = 1
# Current time:       1400ns<---->A = 1, B = 1, C = 0, D = 1, Y2 = 1
# Current time:       1500ns<---->A = 1, B = 1, C = 1, D = 0, Y2 = 0
# Current time:       1600ns<---->A = 1, B = 1, C = 1, D = 1, Y2 = 0

```

第 6 题:

(1) 设计模块

```

1  module ones_count(output reg [3:0] count,
2                      input [7:0] dat_in);
3  parameter BITS = 8;
4  integer i;
5
6  always @(dat_in) begin
7
8      i = 0;
9
10     count = 0;
11     while(i < BITS) begin
12         if (dat_in[i] == 1'b1)
13             count = count + 1;
14         i = i + 1;
15     end
16 end
17
18 endmodule

```

```

1  `timescale 10ns/1ns
2  `include "ones_count.v"
3
4  module tb_ones_count;
5      reg [7:0] t_dat_in;
6      wire [3:0] t_count;
7
8      ones_count m_ones_count(.dat_in(t_dat_in),
9                              .count(t_count));
10
11     initial begin
12         #10 t_dat_in = 8'b1000_1011;
13         #10 t_dat_in = 8'b1000_1001;
14         #10 t_dat_in = 8'b1110_1011;
15         #10 t_dat_in = 8'b0000_1010;
16         #10 t_dat_in = 8'b0000_1000;
17         #10 t_dat_in = 8'b0000_0000;
18         #10 t_dat_in = 8'b1111_1011;
19         #10 t_dat_in = 8'b1111_1111;
20         #10 t_dat_in = 8'b1011_1011;
21         #10 t_dat_in = 8'b0000_1111;
22     end
23
24     initial begin
25         $monitor("Current time: %tns", $time, "<---->count = %b, dat_in = %b", t_dat_in, t_count);
26     end
27
28 endmodule

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "ones_count.v"
3
4  module tb_ones_count;
5      reg [7:0] t_dat_in;
6      wire [3:0] t_count;
7
8      ones_count m_ones_count(.dat_in(t_dat_in),
9                              .count(t_count));
10
11     initial begin
12         #10 t_dat_in = 8'b1000_1011;
13         #10 t_dat_in = 8'b1000_1001;
14         #10 t_dat_in = 8'b1110_1011;
15         #10 t_dat_in = 8'b0000_1010;
16         #10 t_dat_in = 8'b0000_1000;
17         #10 t_dat_in = 8'b0000_0000;
18         #10 t_dat_in = 8'b1111_1011;
19         #10 t_dat_in = 8'b1111_1111;
20         #10 t_dat_in = 8'b1011_1011;
21         #10 t_dat_in = 8'b0000_1111;
22     end
23
24     initial begin
25         $monitor("Current time: %tns", $time, "<---->count = %b, dat_in = %b", t_dat_in, t_count);
26     end
27
28 endmodule

```

(3) 测试波形图



(4) 显示输出

```
VSIM 53> run
# Current time:          0ns<---->count = xxxxxxxx, dat_in = xxxx
# Current time:         100ns<---->count = 10001011, dat_in = 0100
# Current time:         200ns<---->count = 10001001, dat_in = 0011
# Current time:         300ns<---->count = 11101011, dat_in = 0110
# Current time:         400ns<---->count = 00001010, dat_in = 0010
# Current time:         500ns<---->count = 00001000, dat_in = 0001
# Current time:         600ns<---->count = 00000000, dat_in = 0000
# Current time:         700ns<---->count = 11111011, dat_in = 0111
# Current time:         800ns<---->count = 11111111, dat_in = 1000
# Current time:         900ns<---->count = 10111011, dat_in = 0110
# Current time:        1000ns<---->count = 00001111, dat_in = 0100
```

第 7 题


(1) 设计模块

```
1 module dec_counter(output [3:0] count,
2                     input clk, reset);
3
4     reg [3:0] cnt = 0;
5
6     always @(posedge clk) begin
7         if (clk & ~reset) begin
8             if (cnt == 4'b1010) cnt = 0;
9             else cnt = cnt + 1;
10        end
11        else begin
12            cnt = 0;
13        end
14    end
15
16    assign count = cnt;
17
18 endmodule
```

(2) 测试模块

```
1 `timescale 10ns/1ns
2 `include "dec_counter.v"
3 `define CLOCK_CYCLE 20
4
5 module tb_dec_counter;
6
7     reg p_clk_in, p_rst;
8     wire [3:0] count;
9
10    dec_counter m_dec_counter(count, p_clk_in, p_rst);
11
12    initial begin
13        p_clk_in = 1'b0;
14        forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
15    end
16
17    initial begin
18        p_rst = 1'b0;
19
20        #70 p_rst = 1'b1;
21        #130 p_rst = 1'b0;
22        #110 p_rst = 1;
23        #200 p_rst = 0;
24        #1000 $stop;
25    end
26
27    initial begin
28        $monitor("Current time: %tns", $time, "<---->count = %b, p_clk_in = %b, p_rst = %b", count, p_clk_in, p_rst);
29    end
30
31 endmodule
```

(3) 测试波形图



(4) 显示输出

```
# Current time: 4000ns<---->count = 0000, p_clk_in = 0, p_rst = 1
# Current time: 4200ns<---->count = 0000, p_clk_in = 1, p_rst = 1
# Current time: 4400ns<---->count = 0000, p_clk_in = 0, p_rst = 1
# Current time: 4600ns<---->count = 0000, p_clk_in = 1, p_rst = 1
# Current time: 4800ns<---->count = 0000, p_clk_in = 0, p_rst = 1
# Current time: 5000ns<---->count = 0000, p_clk_in = 1, p_rst = 1
# Current time: 5100ns<---->count = 0000, p_clk_in = 1, p_rst = 0
# Current time: 5200ns<---->count = 0000, p_clk_in = 0, p_rst = 0
# Current time: 5400ns<---->count = 0001, p_clk_in = 1, p_rst = 0
# Current time: 5600ns<---->count = 0001, p_clk_in = 0, p_rst = 0
# Current time: 5800ns<---->count = 0010, p_clk_in = 1, p_rst = 0
# Current time: 6000ns<---->count = 0010, p_clk_in = 0, p_rst = 0
# Current time: 6200ns<---->count = 0011, p_clk_in = 1, p_rst = 0
```

第 8 题

(1) 设计模块

```
1 module comb_str(output y,
2                 input sel, A, B, C, D);
3
4     wire [3:0] tmp;
5     nand (tmp[0], A, B);
6     nand (tmp[1], C, D);
7     and (tmp[2], ~sel, tmp[0]);
8     and (tmp[3], sel, tmp[1]);
9     or (y, tmp[2], tmp[3]);
10
11 endmodule
```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "ones_count.v"
3
4  module tb_ones_count;
5      reg [7:0] t_dat_in;
6      wire [3:0] t_count;
7
8      ones_count m_ones_count(.dat_in(t_dat_in),
9                              .count(t_count));
10
11     initial begin
12         #10 t_dat_in = 8'b1000_1011;
13         #10 t_dat_in = 8'b1000_1001;
14         #10 t_dat_in = 8'b1110_1011;
15         #10 t_dat_in = 8'b0000_1010;
16         #10 t_dat_in = 8'b0000_1000;
17         #10 t_dat_in = 8'b0000_0000;
18         #10 t_dat_in = 8'b1111_1011;
19         #10 t_dat_in = 8'b1111_1111;
20         #10 t_dat_in = 8'b1011_1011;
21         #10 t_dat_in = 8'b0000_1111;
22     end
23
24     initial begin
25         $monitor("Current time: %tns", $time, "<---->count = %b, dat_in = %b", t_dat_in, t_count);
26     end
27
28 endmodule

```

(3) 测试波形图



(4) 显示输出

```

VSIM 59> run
# Current time: 0ns<---->A = x, B = x, C = x, D = x, sel 0, y = x
# Current time: 100ns<---->A = 0, B = 0, C = 0, D = 0, sel 0, y = 1
# Current time: 200ns<---->A = 0, B = 0, C = 0, D = 1, sel 0, y = 1
# Current time: 300ns<---->A = 0, B = 0, C = 1, D = 0, sel 0, y = 1
# Current time: 400ns<---->A = 0, B = 0, C = 1, D = 1, sel 0, y = 1
# Current time: 500ns<---->A = 0, B = 1, C = 0, D = 0, sel 0, y = 1
# Current time: 600ns<---->A = 0, B = 1, C = 0, D = 1, sel 0, y = 1
# Current time: 700ns<---->A = 0, B = 1, C = 1, D = 0, sel 1, y = 1
# Current time: 800ns<---->A = 0, B = 1, C = 1, D = 1, sel 1, y = 0
# Current time: 900ns<---->A = 1, B = 0, C = 0, D = 0, sel 1, y = 1
# Current time: 1000ns<---->A = 1, B = 0, C = 0, D = 1, sel 1, y = 1
# Current time: 1100ns<---->A = 1, B = 0, C = 1, D = 0, sel 1, y = 1
# Current time: 1200ns<---->A = 1, B = 0, C = 1, D = 1, sel 1, y = 0
# Current time: 1300ns<---->A = 1, B = 1, C = 0, D = 0, sel 1, y = 1
# Current time: 1400ns<---->A = 1, B = 1, C = 0, D = 1, sel 1, y = 1
# Current time: 1500ns<---->A = 1, B = 1, C = 1, D = 0, sel 1, y = 1
# Current time: 1600ns<---->A = 1, B = 1, C = 1, D = 1, sel 1, y = 0

```

第 9 题

(1) 设计模块

```

1  module LFSR(output reg [1:26] q,
2      input clk,
3      input rst_n,
4      input load,
5      input [1:26] din);
6
7      reg out;
8      always @(posedge clk) begin
9          if (~rst_n)
10             q <= 26'b0;
11         else begin
12             if (load)
13                 q <= (!din) ? din : 26'b1;
14             else begin
15                 if (q == 26'b0)
16                     q <= 26'b1;
17                 else begin
18                     q[10:26] <= q[9:25];
19                     q[9] <= q[8] ^ q[26];
20                     q[8] <= q[7] ^ q[26];
21                     q[3:7] <= q[2:6];
22                     q[2] <= q[1] ^ q[26];
23                     q[1] <= q[26];
24                 end
25             end
26         end
27     end
28
29 endmodule

```

(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "LFSR.v"
3  `define CLOCK_CYCLE 20
4
5  module tb_LFSR;
6      reg p_clk_in, p_rst, p_load;
7      reg [1:26] p_din;
8      wire [1:26] q;
9
10     wire tmp;
11
12     LFSR m_LFSR(q, p_clk_in, p_rst, p_load, p_din);
13
14     initial begin
15         p_clk_in = 1'b0;
16         forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
17     end
18
19     assign tmp = q[26] ^ q[8] ^ q[7] ^ q[1];
20
21     initial begin
22         p_din = 26'h3ffff_ff; p_load = 1;
23         #40 p_din = 26'h2ffff_ff; p_load = 0;
24         #150 p_din = 26'h1ffff_ff; p_load = 1;
25         #180 p_load = 0;
26     end
27
28     initial begin
29         p_rst = 1'b1;
30
31         #70 p_rst = 1'b0;
32         #130 p_rst = 1'b0;
33         #110 p_rst = 1;
34         #1000 $stop;
35     end
36
37     initial begin
38         $monitor("Current time: %tns", $time, "<---->q = %b, p_din = %b, p_load = %b, p_rst = %b, tmp = %b",
39             q, p_din, p_load, p_rst, tmp);
40     end
41 endmodule

```


(3) 测试波形图


```

1  `timescale 10ns/1ns
2  `include "filter.v"
3  `define CLOCK_CYCLE 20
4
5  module tb_filter;
6
7      wire sig_out;
8      reg p_clk_in, p_rst, sig_in;
9
10     filter_m_filter(sig_out, p_clk_in, p_rst, sig_in);
11
12     initial begin
13         sig_in = 0;
14         #20 sig_in = 1;
15         #100 sig_in = 0;
16         #180 sig_in = 1;
17     end
18
19     initial begin
20         p_clk_in = 1'b0;
21         forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
22     end
23
24     initial begin
25         p_rst = 1'b0;
26
27         #70 p_rst = 1'b1;
28         #130 p_rst = 1'b0;
29         #110 p_rst = 1;
30         #1000 $stop;
31     end
32
33     initial begin
34         $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, sig_in = %b, sig_out = %b, q = %b, J = %b, K = %b",
35                 p_clk_in, p_rst, sig_in, sig_out, m_filter.q, m_filter.J, m_filter.K);
36     end
37
38 endmodule

```

(3) 测试波形图



(4) 显示输出

```

# Current time: 1600ns<---->clk = 0, reset = 1, sig_in = 0, sig_out = 0, q = 0010, J = 0, K = 0
# Current time: 1800ns<---->clk = 1, reset = 1, sig_in = 0, sig_out = 0, q = 0100, J = 0, K = 0
# Current time: 2000ns<---->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 2200ns<---->clk = 1, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 2400ns<---->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 2600ns<---->clk = 1, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 2800ns<---->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 3000ns<---->clk = 1, reset = 0, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 3100ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 3200ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
# Current time: 3400ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0001, J = 0, K = 1
# Current time: 3600ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0001, J = 0, K = 1
# Current time: 3800ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0011, J = 0, K = 0
# Current time: 4000ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0011, J = 0, K = 0
# Current time: 4200ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0111, J = 0, K = 0
# Current time: 4400ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0111, J = 0, K = 0

```

第 11 题

(1) 设计模块


```

1 module counter8b_updown(output reg [7:0] count,
2                           input clk,
3                           input reset,
4                           input dir);
5
6     always @(posedge clk or negedge reset) begin
7         if (~reset) begin
8             count = 0;
9         end
10        else begin
11            if (dir == 1) count = count + 1;
12            else count = count - 1;
13        end
14    end
15 endmodule

```


(2) 测试模块

```

1 `timescale 10ns/1ns
2 `include "counter8b_updown.v"
3 `define CLOCK_CYCLE 20
4
5 module tb_counter8b_updown;
6
7     wire [7:0] count;
8     reg p_clk_in, p_rst, p_dir;
9
10    counter8b_updown m_counter_updown(count, p_clk_in, p_rst, p_dir);
11
12    initial begin
13        p_dir = 0;
14        #20 p_dir = 1;
15        #100 p_dir = 0;
16        #180 p_dir = 1;
17    end
18
19    initial begin
20        p_clk_in = 1'b0;
21        forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
22    end
23
24    initial begin
25        p_rst = 1'b0;
26
27        #70 p_rst = 1'b1;
28        #130 p_rst = 1'b0;
29        #110 p_rst = 1;
30        #1000 $stop;
31    end
32
33    initial begin
34        $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, p_dir = %b, count = %b",
35                p_clk_in, p_rst, p_dir, count);
36    end
37 end

```

(3) 测试波形图



(4) 显示输出

```

# Current time:          1000ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000001
# Current time:          1200ns<---->clk = 0, reset = 1, p_dir = 0, count = 00000001
# Current time:          1400ns<---->clk = 1, reset = 1, p_dir = 0, count = 00000000
# Current time:          1600ns<---->clk = 0, reset = 1, p_dir = 0, count = 00000000
# Current time:          1800ns<---->clk = 1, reset = 1, p_dir = 0, count = 11111111

```

```

# Current time:          2800ns<---->clk = 0, reset = 0, p_dir = 0, count = 00000000
# Current time:          3000ns<---->clk = 1, reset = 0, p_dir = 1, count = 00000000
# Current time:          3100ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000000
# Current time:          3200ns<---->clk = 0, reset = 1, p_dir = 1, count = 00000000
# Current time:          3400ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000001
# Current time:          3600ns<---->clk = 0, reset = 1, p_dir = 1, count = 00000001
# Current time:          3800ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000010

```

第 12 题

(1) 设计模块

```

1  module ALU(output reg c_out,
2             output reg [7:0] sum,
3             input reg [8*10+1:0] oper,
4             input [7:0] a, b,
5             input c_in);
6
7  always @(oper, a, b) begin
8      case (oper)
9          "and":      begin tmp = a + b + c_in; end
10         "subtract": begin tmp = a + ~b + c_in; end
11         "subtract_a": begin tmp = b + ~a + ~c_in; end
12         "or_ab":     {c_out, sum} = {1'b0, a | b};
13         "and_ab":    {c_out, sum} = {1'b0, a & b};
14         "not_ab":    {c_out, sum} = {1'b0, ~a & b};
15         "exor":      {c_out, sum} = {1'b0, a ^ b};
16         "exnor":     {c_out, sum} = {1'b0, a ~^ b};
17     endcase
18 end
19
20 endmodule
21

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "ALU.v"
3
4  module tb_ALU;
5
6      wire [7:0] sum;
7      wire c_out;
8      reg [7:0] a, b;
9      reg c_in;
10     reg [8*10+1:0] oper;
11
12     ALU m_ALU(c_out, sum, oper, a, b, c_in);
13
14
15     initial begin
16         a = 8'b0111_0111;
17         b = 8'b1101_0000;
18         c_in = 1;
19     end
20
21     initial begin
22         #10 oper = "and";
23         #10 oper = "subtract";
24         #10 oper = "subtract_a";
25         #10 oper = "or_ab";
26         #10 oper = "and_ab";
27         #10 oper = "not_ab";
28         #10 oper = "exor";
29         #10 oper = "exnor";
30     end
31
32
33     initial begin
34         $monitor("Current time: %tns", $time, "<---->sum = %b, c_out = %b, oper = %s, a = %b, b = %b, c_in = %b, ",
35                 sum, c_out, oper, a, b, c_in);
36     end
37
38 endmodule

```

(3) 测试波形图



(4) 显示输出

```

iM 81> run
Current time:      0ns<---->sum = xxxxxxxx, c_out = x, oper =      , a = 01110111, b = 11010000, c_in = 1,
Current time:     100ns<---->sum = 01001000, c_out = 1, oper =      and, a = 01110111, b = 11010000, c_in = 1,
Current time:     200ns<---->sum = 10101000, c_out = 1, oper = subtract, a = 01110111, b = 11010000, c_in = 1,
Current time:     300ns<---->sum = 01011000, c_out = 0, oper = subtract_a, a = 01110111, b = 11010000, c_in = 1,
Current time:     400ns<---->sum = 11110111, c_out = 0, oper = or_ab, a = 01110111, b = 11010000, c_in = 1,
Current time:     500ns<---->sum = 01010000, c_out = 0, oper = and_ab, a = 01110111, b = 11010000, c_in = 1,
Current time:     600ns<---->sum = 10000000, c_out = 0, oper = not_ab, a = 01110111, b = 11010000, c_in = 1,
Current time:     700ns<---->sum = 10100111, c_out = 0, oper = exor, a = 01110111, b = 11010000, c_in = 1,
Current time:     800ns<---->sum = 01011000, c_out = 0, oper = exnor, a = 01110111, b = 11010000, c_in = 1,

```

(5) 设计说明

本题采用 reg 保存字符串信息，利用 case 语句，从而实现算术逻辑单元（ALU）的基本单元，如全加器，全减器，异或等。

第 13 题

(1) 设计模块

```

1  module shift_counter(output reg [7:0] count,
2                      input clk,
3                      input reset);
4
5      reg LEFT = 1'b1;
6
7      initial begin
8          count = 1;
9      end
10
11     always @(posedge clk) begin
12         if (reset) begin
13             LEFT = 1'b1;
14             count = 1;
15         end
16         else begin
17             if (LEFT) begin
18                 count <= {count[6:0], 1'b0};
19                 if (count == 8'b0100_0000) LEFT = 1'b0;
20             end
21             else begin
22                 count <= {1'b0, count[7:1]};
23                 if (count == 8'b0000_0010) LEFT = 1'b1;
24             end
25         end
26     end
27
28 endmodule

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "shift_counter.v"
3  `define CLOCK_CYCLE 20
4
5  module tb_shift_counter;
6
7      reg p_clk_in, p_rst;
8      wire [7:0] count;
9
10     shift_counter m_shift_counter(count, p_clk_in, p_rst);
11
12     initial begin
13         p_clk_in = 1'b0;
14         forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
15     end
16
17     initial begin
18         p_rst = 1'b1;
19         #70 p_rst = 1'b0;
20         #130 p_rst = 1'b1;
21         #110 p_rst = 0;
22
23         #1000 $stop;
24     end
25
26     initial begin
27         $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, count = %b",
28                 p_clk_in, p_rst, count);
29     end
30
31 endmodule

```

(3) 测试波形图



(4) 显示输出

```

V$IM 85> run
# Current time:          0ns<---->clk = 0, reset = 1, count = 00000001
# Current time:         200ns<---->clk = 1, reset = 1, count = 00000001
# Current time:         400ns<---->clk = 0, reset = 1, count = 00000001
# Current time:         600ns<---->clk = 1, reset = 1, count = 00000001
# Current time:         700ns<---->clk = 1, reset = 0, count = 00000001
# Current time:         800ns<---->clk = 0, reset = 0, count = 00000001
# Current time:        1000ns<---->clk = 1, reset = 0, count = 00000010
# Current time:        1200ns<---->clk = 0, reset = 0, count = 00000010
# Current time:        1400ns<---->clk = 1, reset = 0, count = 00000100
# Current time:        1600ns<---->clk = 0, reset = 0, count = 00000100
# Current time:        1800ns<---->clk = 1, reset = 0, count = 00001000
# Current time:        2000ns<---->clk = 0, reset = 1, count = 00001000
# Current time:        2200ns<---->clk = 1, reset = 1, count = 00000001
# Current time:        2400ns<---->clk = 0, reset = 1, count = 00000001
# Current time:        2600ns<---->clk = 1, reset = 1, count = 00000001
# Current time:        2800ns<---->clk = 0, reset = 1, count = 00000001
# Current time:        3000ns<---->clk = 1, reset = 1, count = 00000001
# Current time:        3100ns<---->clk = 1, reset = 0, count = 00000001
# Current time:        3200ns<---->clk = 0, reset = 0, count = 00000001
# Current time:        3400ns<---->clk = 1, reset = 0, count = 00000010

```

第 14 题


(1) 设计模块

```
1  module sram(output [7:0] dout,  
2             input [7:0] din, addr,  
3             input wr, rd, cs);  
4  
5     reg [7:0] mem [255:0];  
6  
7     always @(posedge wr) begin  
8         if (cs == 1) begin  
9             mem[addr] = din;  
10        end  
11    end  
12  
13    assign dout = (cs & (~rd)) ? mem[addr] : dout;  
14  
15  
16 endmodule
```

(2) 测试模块

```
1  `timescale 10ns/1ns  
2  `include "sram.v"  
3  `define CLOCK_CYCLE 20  
4  
5  module tb_sram;  
6  
7      wire [7:0] dout;  
8      reg [7:0] din, addr;  
9      reg wr, rd, cs;  
10  
11      sram sram(dout, din, addr, wr, rd, cs);  
12  
13      initial begin  
14          cs = 0; rd = 0; wr = 0; din = 0; addr = 0;  
15          #10 cs = 1; din = 8'b1011_0101;  
16          #10 wr = 1; addr = 8'b11;  
17          #10 cs = 0; addr = 8'b10; wr = 0; din = 8'b0001_0001;  
18          #10 cs = 1; wr = 1; rd = 1;  
19          #10 rd = 0;  
20          #10 addr = 3;  
21      end  
22  
23      initial begin  
24          $monitor("Current time: %tns", $time, "<---->dout = %b, din = %b, addr = %b, wr = %b, rd = %b, cs = %b",  
25                  dout, din, addr, wr, rd, cs);  
26      end  
27  
28 endmodule
```

(3) 测试波形图



(4) 显示输出

```
VSIM 91> run  
# Current time: 0ns<---->dout = xxxxxxxx, din = 00000000, addr = 00000000, wr = 0, rd = 0, cs = 0  
# Current time: 100ns<---->dout = xxxxxxxx, din = 10110101, addr = 00000000, wr = 0, rd = 0, cs = 1  
# Current time: 200ns<---->dout = 10110101, din = 10110101, addr = 00000011, wr = 1, rd = 0, cs = 1  
# Current time: 300ns<---->dout = 10110101, din = 00010001, addr = 00000010, wr = 0, rd = 0, cs = 0  
# Current time: 400ns<---->dout = 10110101, din = 00010001, addr = 00000010, wr = 1, rd = 1, cs = 1  
# Current time: 500ns<---->dout = 00010001, din = 00010001, addr = 00000010, wr = 1, rd = 0, cs = 1  
# Current time: 600ns<---->dout = 10110101, din = 00010001, addr = 00000011, wr = 1, rd = 0, cs = 1
```

第 15 题

(1) 设计模块

```
1  module seq_detect_1101(output reg flag,
2                          input din, clk, rst_n);
3
4      localparam IDLE = 5'b0_0001, A = 5'b0_0010, B = 5'b0_0100,
5                  C = 5'b0_1000, D = 5'b1_0000;
6      reg [4:0] state;
7
8      always @(negedge clk) begin
9          if (!rst_n) begin
10             flag <= 1'b0;
11             state <= IDLE;
12         end
13         else begin
14             flag <= (state == D)? 1'b1 : 1'b0;
15             case (state)
16                 IDLE: state <= (din)? A : IDLE;
17                 A:    state <= (din)? B : IDLE;
18                 B:    state <= (din)? C : IDLE;
19                 C:    state <= (din)? D : IDLE;
20                 D:    state <= (din)? B : IDLE;
21             default: state <= IDLE;
22         endcase
23     end
24 end
25
26 endmodule
27
28 module seq_detect_0110(output reg flag,
29                         input din, clk, rst_n);
30
31     localparam IDLE = 5'b0_0001, A = 5'b0_0010, B = 5'b0_0100,
32                 C = 5'b0_1000, D = 5'b1_0000;
33     reg [4:0] state;
34
35     always @(negedge clk) begin
36         if (!rst_n) begin
37             flag <= 1'b0;
38             state <= IDLE;
39         end
40         else begin
41             flag <= (state == D)? 1'b1 : 1'b0;
42             case (state)
43                 IDLE: state <= (din)? IDLE : A;
44                 A:    state <= (din)? B : A;
45                 B:    state <= (din)? C : A;
46                 C:    state <= (din)? IDLE : D;
47                 D:    state <= (din)? B : A;
48             default: state <= IDLE;
49         endcase
50     end
51 end
52
53 endmodule
54
55 module seq_detect(output reg flag,
56                   input din, clk, rst_n);
57
58     wire flag1, flag2;
59     seq_detect_1101 detect1(flag1, din, clk, rst_n);
60     seq_detect_0110 detect2(flag2, din, clk, rst_n);
61
62     always @(*) begin
63         flag = flag1 | flag2;
64     end
65 endmodule
```

(将两个状态机合并为一个)

```

1  module seq_detect2(output reg flag,
2                      input din, clk, rst_n);
3
4      localparam IDLE = 9'b0_0000_0001, A = 9'b0_0000_0010, B = 9'b0_0000_0100,
5                  C = 9'b0_0000_1000, D = 9'b0_0001_0000, E = 9'b0_0010_0000,
6                  F = 9'b0_0100_0000, G = 9'b0_1000_0000, H = 9'b1_0000_0000;
7      reg [8:0] state;
8
9      always @(negedge clk) begin
10         if (!rst_n) begin
11             flag <= 1'b0;
12             state <= IDLE;
13         end
14         else begin
15             flag <= ((state == D) | (state == H)) ? 1'b1 : 1'b0;
16             case (state)
17                 IDLE: state <= (din) ? A : E;
18                 A:    state <= (din) ? B : E;
19                 B:    state <= (din) ? B : C;
20                 C:    state <= (din) ? D : E;
21                 D:    state <= (din) ? G : E;
22                 E:    state <= (din) ? F : E;
23                 F:    state <= (din) ? G : E;
24                 G:    state <= (din) ? B : H;
25                 H:    state <= (din) ? D : E;
26                 default: state <= IDLE;
27             endcase
28         end
29     end
30
31 endmodule

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "seq_detect.v"
3  `define CLOCK_CYCLE 20
4
5  module tb_seq_detect;
6
7      wire flag;
8      reg p_clk_in, p_rst, din;
9
10     seq_detect m_seq_detect(flag, din, p_clk_in, p_rst);
11
12     initial begin
13         din = 0;
14         #30 din = 1;#20 din = 0;#20 din = 1;
15         #20 din = 1;#20 din = 0;#20 din = 1;
16         #20 din = 1;#20 din = 0;#20 din = 1;
17         #20 din = 1;#20 din = 0;#20 din = 1;
18         #20 din = 1;#20 din = 1;#20 din = 0;
19         #20 din = 1;#20 din = 1;#20 din = 0;
20         #20 din = 1;#20 din = 1;#20 din = 0;
21         #20 din = 1;#20 din = 1;#20 din = 1;
22         #20 din = 1;#20 din = 0;#20 din = 1;
23         #20 din = 1;#20 din = 0;#20 din = 1;
24         #20 din = 1;#20 din = 0;#20 din = 1;
25     end
26
27     initial begin
28         p_clk_in = 1'b0;
29         forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
30     end
31
32     initial begin
33         p_rst = 1;
34         #350 p_rst = 0;
35         #50 p_rst = 1;
36     end
37
38     initial begin
39         $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, din = %b, flag = %b, flag1 = %b, flag2 = %b",
40                 p_clk_in, p_rst, din, flag, m_seq_detect.flag1, m_seq_detect.flag2);
41     end
42

```

(3) 测试波形图



(4) 显示输出

```
# Current time:          600ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000000010
# Current time:          700ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000000010
# Current time:          800ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000000100
# Current time:         1000ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000000100
# Current time:         1100ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000000100
# Current time:         1200ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000001000
# Current time:         1300ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000001000
# Current time:         1400ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000001000
# Current time:         1600ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000010000
# Current time:         1700ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000010000
# Current time:         1800ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000010000
# Current time:         1900ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000010000
# Current time:         2000ns<---->clk = 0, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 010000000
# Current time:         2200ns<---->clk = 1, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 010000000
# Current time:         2300ns<---->clk = 1, reset = 1, din = 0, flag1 = 1, flag2 = 1, state = 010000000
# Current time:         2400ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 100000000
# Current time:         2500ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 100000000
# Current time:         2600ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 100000000
# Current time:         2800ns<---->clk = 0, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 000010000
```

(5) 设计说明

本题先采用了 moore 机设计方式，设计了两个序列探测器，后将二者的结果合并。另一种设计方法为只设计一个状态机，直接输出探测结果（moore 机，状态数目为 $4+4+1=9$ ）。对比测试波形图以及输出结果可知二种设计结果完全相同。

第 16 题

(1) 设计模块

```
1  module mealy(output flag,
2              input din, clk, rst);
3
4      localparam IDLE = 8'b0000_0001, A = 8'b0000_0010, B = 8'b0000_0100,
5                  C = 8'b0000_1000, D = 8'b0001_0000, E = 8'b0010_0000,
6                  F = 8'b0100_0000, G = 8'b1000_0000;
7      reg [7:0] p_state, n_state;
8
9      always @(posedge clk or negedge rst) begin
10         if (!rst) p_state <= IDLE;
11         else p_state <= n_state;
12     end
13
14     always @(*) begin
15         case (p_state)
16             IDLE: n_state = (din)? A : IDLE;
17             A:    n_state = (din)? A : B;
18             B:    n_state = (din)? C : IDLE;
19             C:    n_state = (din)? A : D;
20             D:    n_state = (din)? E : IDLE;
21             E:    n_state = (din)? A : F;
22             F:    n_state = (din)? G : IDLE;
23             G:    n_state = (din)? A : F;
24             default: n_state = IDLE;
25         endcase
26     end
27
28     assign flag = ((p_state == G) && (din == 1'b0)) ? 1'b1 : 1'b0;
29 endmodule
```



```

1  module moore(output reg flag,
2              input din, clk, rst);
3
4
5      localparam IDLE = 9'b0000_0000_1, A = 9'b0000_0001_0, B = 9'b0000_0010_0,
6              C = 9'b0000_0100_0, D = 9'b0000_1000_0, E = 9'b0001_0000_0,
7              F = 9'b0010_0000_0, G = 9'b0100_0000_0, H = 9'b1000_0000_0;
8      reg [8:0] state;
9
10
11
12      always @(posedge clk or negedge rst) begin
13          if (!rst) begin
14              flag <= 1'b0;
15              state <= IDLE;
16          end
17          else begin
18              flag <= (state == H)? 1'b1: 1'b0;
19              case (state)
20                  IDLE: state <= (din)? A : IDLE;
21                  A:    state <= (din)? A : B;
22                  B:    state <= (din)? C : IDLE;
23                  C:    state <= (din)? A : D;
24                  D:    state <= (din)? E : IDLE;
25                  E:    state <= (din)? A : F;
26                  F:    state <= (din)? G : IDLE;
27                  G:    state <= (din)? A : H;
28                  H:    state <= (din)? G : IDLE;
29              default: state <= IDLE;
30          endcase
31          end
32      end
33
34  endmodule

```


(2) 测试模块

```

1  `timescale 10ns/1ns
2  `include "mealy.v"
3  `include "moore.v"
4  `define CLOCK_CYCLE 1
5
6  module top;
7      wire flag1, flag2;
8      reg din, clk, rst;
9
10     mealy_m_mealy(flag1, din, clk, rst);
11     moore_m_moore(flag2, din, clk, rst);
12
13     initial begin
14         clk = 1'b0;
15         forever #`CLOCK_CYCLE clk = ~clk;
16     end
17
18     initial begin
19         din = 0;
20         #2 din = 1;#2 din = 1;#2 din = 1;#2 din = 0;
21         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
22         #2 din = 0;#2 din = 1;#2 din = 1;#2 din = 0;
23         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
24         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
25         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
26         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
27         #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
28         #2 din = 1;
29     end
30
31     initial begin
32         rst = 1'b1;
33         #25 rst = 1'b0;
34         #3 rst = 1'b1;
35         #30 rst = 1'b0;
36     end
37
38     initial begin
39         $monitor("Current time: %tns", $time, "<----> flag1 = %b, flag2 = %b, din = %b, clk = %b, rst = %b",
40                 flag1, flag2, din, clk, rst);
41     end
42
43 endmodule

```

(3) 测试波形图



(4) 显示输出

```

VSI103> run
# Current time:          0ns<----> flag1 = x, flag2 = x, din = 0, clk = 0, rst = 1
# Current time:         10ns<----> flag1 = 0, flag2 = x, din = 0, clk = 1, rst = 1
# Current time:         20ns<----> flag1 = 0, flag2 = x, din = 1, clk = 0, rst = 1
# Current time:         30ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
# Current time:         40ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 0, rst = 1
# Current time:         50ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
# Current time:         60ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 0, rst = 1
# Current time:         70ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
# Current time:         80ns<----> flag1 = 0, flag2 = 0, din = 0, clk = 0, rst = 1
# Current time:         90ns<----> flag1 = 0, flag2 = 0, din = 0, clk = 1, rst = 1

```

(5) 设计说明

由仿真结果可知，moore 机和 mealy 机在序列探测问题上的不同，包括两个方面。第一，moore 机状态比 mealy 机状态多一，等于序列长度加一。第二，moore 机比 mealy 机滞后一个周期。

由波形图可知，二种设计方式均达到了设计目的，能实现功能，但波形有差别。这是由于 mealy 机采用了 assign 语句计算 flag 使得结果无需等待时钟边沿到来。（若将 assign 语句换为过程语句放入 always 中，则波形高电平长度相同）另外，图中 moore 机比 mealy 少一个高电平，这是由于最后引入复位的缘故（而 mealy 机比 moore 早一个周期，故不会受到影响）。