# 数字系统设计作业


学号: <u>515030910059</u> 姓名: <u>王靖康</u> 日期: <u>12月25日</u>

#### 第1题:

(1) 设计模块(测试模块)

```
`timescale 10ns/1ns
 1
 3
      module wavegen (output reg wave);
 5
        initial begin
 6
          wave = 0;
 7
          #2 wave = 1;
          #1 wave = 0;
 8
          #9 wave = 1;
9
          #10 wave = 0;
10
          #2 wave = 1;
11
12
          #3 wave = 0;
13
          #5 wave = 1;
14
        end
15
        initial begin
17
          $monitor("Current Time: %tns,", $time, "<--->wave=%b", wave);
18
19
20
      endmodule
21
```

## (2) 测试波形图:



### (3) 显示输出:

```
VSIM 9> run
# Current Time:
                                   0ns,<--->wave=0
                                  20ns,<--->wave=1
# Current Time:
# Current Time:
                                  30ns,<--->wave=0
                                 120ns,<---->wave=1
# Current Time:
                                 220ns,<--->wave=0
# Current Time:
# Current Time:
                                 240ns,<--->wave=1
                                 270ns,<---->wave=0
# Current Time:
                                 320ns,<---->wave=1
# Current Time:
```

## (4) 设计说明:

由于该题目为模型实现波形生成功能,可以在模块内部测试模块正确性,且题目中只提到一个 wavegen 模块,故将设计模块和测试模块合二为一。

#### 第2题:

## (1) 设计模块

```
module Encoder8x3(output reg [2:0] code,
                         input [7:0] data);
     always @(*) begin
       case (data)
 5
         8'b0000_0001: code = 0;
 6
         8'b0000_0010: code = 1;
         8'b0000 0100: code = 2;
         8'b0000_1000: code = 3;
8'b0001_0000: code = 4;
 9
10
11
         8'b0010_0000: code = 5;
         8'b0100_0000: code = 6;
         8'b1000 0000: code = 7;
13
         default: code = 3'bx;
14
15
       endcase
17
    endmodule
```

## (2) 测试模块

```
`include "Encoder8x3.v"
        `timescale 10ns/1ns
       module tb Encoder;
         reg [7:0] t data;
          wire [2:0] t_code;
 8
         Encoder8x3 test(.data(t data), .code(t code));
10
         initial begin
            t data = 0;
11
           #10 t_data = 8'b0000_0001;
#10 t_data = 8'b0000_0010;
#10 t_data = 8'b0000_0100;
#10 t_data = 8'b0000_1000;
13
15
           #10 t_data = 8'b0001_0000;
#10 t_data = 8'b0010_0000;
16
17
           #10 t_data = 8'b0100_0000;
#10 t_data = 8'b1000_0000;
18
19
20
           #10 $stop;
        end
21
22
23
        initial begin
            $monitor("Current time %tns, ", $time, "<----> t_data:%b, t_code:%b", t_data, t_code);
24
25
         end
      endmodule
```

## (3) 测试波形图



## (4) 显示输出

```
VSIM 14> run
                                   100ns, <---> t_data:00000001, t_code:000
# Current time
# Current time
                                   200ns, <---> t_data:00000010, t_code:001
                                   300ns, <---> t_data:00000100, t_code:010
# Current time
# Current time
                                   400ns, <---> t data:00001000, t code:011
                                   500ns, <---> t_data:00010000, t_code:100
# Current time
# Current time
                                   600ns, <---> t_data:00100000, t_code:101
                                   700ns, <---> t_data:01000000, t_code:110
800ns, <---> t_data:10000000, t_code:111
# Current time
# Current time
# Break in Module tb_Encoder at C:/Software/modeltech64_10.1c/workspace/Assignments/tb_Encoder8x3.v
```

#### 第3题:

```
1
      module mux2x1(output dout,
2
                     input sel,
3
                     input [1:0] din);
4
5
      bufif1 b2 (dout, din[1], sel);
6
      bufif0 b1(dout, din[0], sel);
7
8
      endmodule
9
 1
      `include "mux2x1.v"
 3
      module mux4x1(output dout,
 4
                     input [1:0] sel,
 5
                     input [3:0] din);
 6
 7
        wire dout1;
 8
        wire dout2;
 9
10
        mux2x1 m1 mux2x1(.dout(dout1),
11
                           .sel(sel[0]),
12
                           .din(din[3:2]));
13
        mux2x1 m2 mux2x1(.dout(dout2),
14
15
                           .sel(sel[0]),
16
                           .din(din[1:0]));
17
18
        assign dout = (sel[1] & dout1) | (~sel[1] & dout2);
19
20
21
      endmodule
```

```
`timescale 10ns/1ns
      'include "mux2x1.v"
 2
 3
 4.4
      module tb mux2x1;
 5
      reg [1:0] t din;
 6
       reg t_sel;
 7
       wire t dout;
 8
9
       mux2x1 m mux2x1(.dout(t dout),
10
                         .sel(t sel),
                         .din(t_din));
11
12
13
        initial begin
14
          t sel = 1'b1; t din = 2'b00;
15
          #10 t_din = 2'b10;
          #10 t_din = 2'b11;
16
          #10 t_din = 2'b01;
17
18
          #10 t_din = 2'b00;
19
          #10 t_din = 2'b10;
         #10 t_din = 2'b01;
20
21
         #10 t_sel = 1'b0;
22
          #10 t_din = 2'b00;
          #10 t_din = 2'b01;
23
24
        end
25
      endmodule
26
      `timescale 10ns/1ns
  1
      `include "mux4x1.v"
  2
  3
  4
      module tb mux4x1;
  5
       reg [3:0] t din;
  6
        reg [1:0] t sel;
  7
        wire t_dout;
  8
       mux4x1 m_mux4x1(.dout(t_dout),
 9
 10
                         .sel(t sel),
 11
                         .din(t_din));
12
13
        initial begin
          t_sel = 2'b11; t_din = 4'b0000;
14
          #10 t din = 4'b1000;
15
          #10 t din = 4'b1110;
16
17
          #10 t din = 4'b0101;
18
          #10 t sel = 2'b10;
 19
          #10 t din = 4'b0010;
 20
          #10 t_din = 4'b1011;
 21
          #10 t_din = 4'b0101;
 22
          #10 t_sel = 2'b01;
          #10 t_din = 4'b0001;
 23
           #10 t_din = 4'b0110;
 24
 25
           #10 t_din = 4'b0100;
 26
           #10 t_sel = 2'b00;
 27
           #10 t din = 4'b1000;
 28
           #10 t din = 4'b1110;
 29
           #10 t din = 4'b0101;
 30
         end
 31
      endmodule
```




## 第4题:

```
module comb behavior (output Y,
 1
                             input A, B, C, D);
        reg [4:0] tmp;
 4
        reg Y_tmp;
 5
        always @(*) begin
          tmp[0] = A | D;
tmp[1] = ~tmp[0];
 6
 7
          tmp[2] = ~D;
tmp[3] = B & C & tmp[2];
 8
 9
10
         Y_tmp = tmp[3] & tmp[1];
11
        end
12
        assign Y = Y tmp;
13
     endmodule
```

```
1
    primitive comb (output Y,
 2
                  input A, B, C, D);
 3
 4
     table
      // A B C D : Y;
 5
 6
         0 0 0 0 : 0;
          0 0 0 1 :
 7
                       0;
 8
          0 0 1 0 :
                       0:
 9
          0 0 1 1 :
                       0;
10
         0 1 0 0 :
                       0;
         0 1 0 1
11
                    :
                       0:
12
         0 1 1 0 : 1;
13
         0 1 1
                 1
                       0;
                    :
         1 0 0 0 :
14
                       0;
15
         1 0 0 1 : 0;
16
          1 0 1 0 :
                       0;
          1 0 1 1
17
                    :
                       0:
18
          1 1 0 0 : 0;
          1 1 0 1 : 0;
1 1 1 0 : 0;
19
20
21
          1 1 1 1 : 0;
22
     endtable
23
24
     endprimitive
25
26
    module comb prim(output Y,
27
                   input A, B, C, D);
28
29
      comb (Y, A, B, C, D);
30
31
    endmodule
```

```
`timescale 10ns/1ns
      `include "comb_dataflow.v"
`include "comb_str.v"
      `include "comb_behavior.v"
      `include "comb_prim.v"
5
 6
      module testbench comb;
       reg A, B, C, D;
wire Y1, Y2, Y3, Y4;
8
9
10
        comb dataflow test1(.Y(Y1), .A(A), .B(B), .C(C), .D(D));
11
12
       comb_str test2(.Y(Y2), .A(A), .B(B), .C(C), .D(D));
13
        comb_behavior test3(.Y(Y3), .A(A), .B(B), .C(C), .D(D));
14
        comb_prim test4(.Y(Y4), .A(A), .B(B), .C(C), .D(D));
15
        initial begin
16
         #10 {A, B, C, D} = 4'b0000;
17
          #10 {A, B, C, D} = 4'b0001;
18
          #10 {A, B, C, D} = 4'b0010;
19
20
          #10 {A, B, C, D} = 4'b0011;
          #10 {A, B, C, D} = 4'b0100;
21
          #10 {A, B, C, D} = 4'b0101;
22
          #10 {A, B, C, D} = 4'b0110;
23
          #10 {A, B, C, D} = 4'b0111;
24
          #10 {A, B, C, D} = 4'b1000;
25
          #10 {A, B, C, D} = 4'b1001;
26
          #10 {A, B, C, D} = 4'b1010;
28
          #10 {A, B, C, D} = 4'b1011;
          #10 {A, B, C, D} = 4'b1100;
29
          #10 {A, B, C, D} = 4'b1101;
30
          #10 {A, B, C, D} = 4'b1110;
31
          #10 {A, B, C, D} = 4'b1111;
32
          #10 {A, B, C, D} = 4'b1x11;
33
          #10 {A, B, C, D} = 4'b10x1;
34
35
          #10 {A, B, C, D} = 4'b101x;
           #10 {A, B, C, D} = 4'bxx11;
          #10 {A, B, C, D} = 4'bxxx1;
#10 {A, B, C, D} = 4'bxxxx;
37
38
39
        end
40
41
        initial begin
         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, D = %b, Y1 = %b, Y2 = %b, Y3 = %b",
42
                    A, B, C, D, Y1, Y2, Y3);
43
45
      endmodule
```



#### (4) 显示输出

```
# Current time:
                                      ons<---->A = x, B = x, C = x, D = x, Y1 = x, Y2 = x, Y3 = x
                                    100ns<---->A = 0, B = 0, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    200ns < ----> A = 0, B = 0, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    300ns<--->A = 0, B = 0, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    400ns<--->A = 0, B = 0, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    500ns<---->A = 0, B = 1, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    600ns<---->A = 0, B = 1, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                    700ns<---->A = 0, B = 1, C = 1, D = 0, Y1 = 1, Y2 = 1, Y3 = 1
# Current time:
                                    800ns < ----> A = 0, B = 1, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                   900ns<--->A = 1, B = 0, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0 1000ns<--->A = 1, B = 0, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
# Current time:
                                   1100ns<---->A = 1, B = 0, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                   1200ns < ----> A = 1, B = 0, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                   1300ns<---->A = 1, B = 1, C = 0, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
# Current time:
                                   1400ns<--->A = 1, B = 1, C = 0, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
                                   1500ns<---->A = 1, B = 1, C = 1, D = 0, Y1 = 0, Y2 = 0, Y3 = 0
                                   1600ns<---->A = 1, B = 1, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
# Current time:
                                   1700ns < ----> A = 1, B = x, C = 1, D = 1, Y1 = 0, Y2 = 0, Y3 = 0
                                  1800ns < ----> A = 1, B = 0, C = x, D = 1, Y1 = 0, Y2 = 0, Y3 = 0

1900ns < ----> A = 1, B = 0, C = 1, D = x, Y1 = 0, Y2 = 0, Y3 = 0
# Current time:
# Current time:
```

## (5) 设计说明


四种设计方式均保证了相同的输出,特别是存在 x 时,均保证了只有输入全为 x,输出才为 x,其余情况均为 0。(除 UDP 方式,以为其不考虑 x 的情况,只考虑 0、1 二值的情况)

#### 第5题

```
module comb_Y1(output Y,
 1
 2
                      input A, B, C);
 3
      wire Y1, Y2, Y3;
 4
 6
        assign Y1 = (~A & B & C);
        assign Y2 = (~A & ~B & C);
 8
        assign Y3 = (A & ~B);
 9
10
       assign Y = Y1 | Y2 | Y3;
11
12
      endmodule
```

```
`timescale 10ns/1ns
      'include "comb Y2.v"
 3
      module tb_comb_Y2;
 4
 5
       wire Y;
       reg A, B, C, D;
       wire Y;
 8
 9
       comb_Y2 m_comb_Y2(Y, A, B, C, D);
10
11
       initial begin
12
          #10 {A, B, C, D} = 4'b0000;
          #10 {A, B, C, D} = 4'b0001;
13
         #10 {A, B, C, D} = 4'b0010;
14
          #10 {A, B, C, D} = 4'b0011;
1.5
          #10 {A, B, C, D} = 4'b0100;
16
17
          #10 {A, B, C, D} = 4'b0101;
          #10 {A, B, C, D} = 4'b0110;
19
          #10 {A, B, C, D} = 4'b0111;
          #10 {A, B, C, D} = 4'b1000;
20
          #10 {A, B, C, D} = 4'b1001;
21
22
          #10 {A, B, C, D} = 4'b1010;
23
          #10 {A, B, C, D} = 4'b1011;
          #10 {A, B, C, D} = 4'b1100;
24
25
         #10 {A, B, C, D} = 4'b1101;
         #10 {A, B, C, D} = 4'b1110;
#10 {A, B, C, D} = 4'b1111;
26
27
28
       end
29
       initial begin
30
         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, D = %b, Y2 = %b",
31
32
                   A, B, C, D, Y);
33
34
    endmodule
35
      `timescale 10ns/1ns
 1
 2
      `include "comb_Y1.v"
 3
 4
      module tb comb Y1;
 5
        wire Y;
 6
 7
        reg A, B, C;
 8
        comb_Y1 m_comb_Y1(.Y(Y), .A(A), .B(B), .C(C));
 9
10
11
        initial begin
           #10 {A, B, C} = 3'b000;
12
13
           #10 {A, B, C} = 3'b001;
14
           #10 {A, B, C} = 3'b010;
           #10 {A, B, C} = 3'b011;
15
16
           #10 {A, B, C} = 3'b100;
           #10 {A, B, C} = 3'b101;
17
           #10 {A, B, C} = 3'b110;
18
          #10 {A, B, C} = 3'b111;
19
20
        end
21
22
        initial begin
         $monitor("Current time: %tns", $time, "<---->A = %b, B = %b, C = %b, Y1 = %b",
23
24
                     A, B, C, Y);
25
        end
26
27
      endmodule
```





#### (4) 显示输出

```
VSIM 35> run
# Current time:
                                      0ns<--->A = x, B = x, C = x, Y1 = x
                                    100ns<--->A = 0, B = 0, C = 0, Y1 = 0
# Current time:
                                    200ns<--->A = 0, B = 0, C = 1, Y1 = 1
# Current time:
                                    300ns<--->A = 0, B = 1, C = 0, Y1 = 0
# Current time:
                                    400ns<--->A = 0, B = 1, C = 1, Y1 = 1
# Current time:
                                    500ns<--->A = 1, B = 0, C = 0, Y1 = 1
# Current time:
                                    600ns<--->A = 1, B = 0, C = 1, Y1 = 1
# Current time:
                                    700ns<--->A = 1, B = 1, C = 0, Y1 = 0
# Current time:
                                    800ns<--->A = 1, B = 1, C = 1, Y1 = 0
# Current time:
VSIM 45> run
# Current time:
                                   0ns<--->A = x, B = x, C = x, D = x, Y2 = x
# Current time:
                                 100ns<---->A = 0, B = 0, C = 0, D = 0, Y2 = 0
# Current time:
                                 200ns<--->A = 0, B = 0, C = 0, D = 1, Y2 = 0
                                 300ns<--->A = 0, B = 0, C = 1, D = 0, Y2 = 0
# Current time:
                                 400ns<--->A = 0, B = 0, C = 1, D = 1, Y2 = 0
# Current time:
                                 500ns<--->A = 0, B = 1, C = 0, D = 0, Y2 = 1
# Current time:
# Current time:
                                 600ns<--->A = 0, B = 1, C = 0, D = 1, Y2 = 1
                                 700ns<---->A = 0, B = 1, C = 1, D = 0, Y2 = 1
# Current time:
                                 800ns<--->A = 0, B = 1, C = 1, D = 1, Y2 = 1
# Current time:
                                 900ns<---->A = 1, B = 0, C = 0, D = 0, Y2 = 0
# Current time:
                                1000ns<--->A = 1, B = 0, C = 0, D = 1, Y2 = 0
# Current time:
                                1100ns<---->A = 1, B = 0, C = 1, D = 0, Y2 = 0
# Current time:
                                1200ns<---->A = 1, B = 0, C = 1, D = 1, Y2 = 1
# Current time:
                                1300ns < ----> A = 1, B = 1, C = 0, D = 0, Y2 = 1
# Current time:
# Current time:
                                1400ns<---->A = 1, B = 1, C = 0, D = 1, Y2 = 1
                                1500ns<---->A = 1, B = 1, C = 1, D = 0, Y2 = 0
1600ns<---->A = 1, B = 1, C = 1, D = 1, Y2 = 0
# Current time:
# Current time:
```

#### 第6题:

```
1
      module ones_count(output reg [3:0] count,
 2
                            input [7:0] dat in);
       parameter BITS = 8;
 3
 4
      integer i;
 5
      always @(dat_in) begin
      i = 0;
 9
      count = 0;
10
11
        while(i < BITS) begin
12
          if (dat_in[i] == 1'b1)
             count = count + 1;
           i = i + 1;
14
15
        end
16
      end
17
     endmodule
     `timescale 10ns/1ns
      `include "ones_count.v"
      module tb ones count;
        reg [7:0] t_dat_in;
        wire [3:0] t_count;
 8
        ones_count m_ones_count(.dat_in(t_dat_in),
 q
                                  .count(t_count));
10
11
       initial begin
          #10 t_dat_in = 8'b1000_1011;
12
          #10 t_dat_in = 8'b1000_1001;
#10 t_dat_in = 8'b1110_1011;
13
14
15
          #10 t_dat_in = 8'b0000_1010;
          #10 t_dat_in = 8'b0000_1000;
         #10 t_dat_in = 8'b0000_0000;
#10 t_dat_in = 8'b1111_1011;
#10 t_dat_in = 8'b1111_1111;
17
18
19
          #10 t_dat_in = 8'b1011_1011;
#10 t_dat_in = 8'b0000_1111;
20
21
       end
22
23
       initial begin
          $monitor("Current time: %tns", $time, "<--->count = %b, dat in = %b", t dat in, t count);
26
    endmodule
28
```


```
`timescale 10ns/1ns
       `include "ones_count.v"
 2
 3
 4
        module tb_ones_count;
 5
          reg [7:0] t_dat_in;
 6
          wire [3:0] t_count;
          ones_count m_ones_count(.dat_in(t_dat_in),
 8
 9
                                           .count(t count));
10
11
          initial begin
           #10 t dat in = 8'b1000 1011;

#10 t dat in = 8'b1000 1001;

#10 t dat in = 8'b1110 1011;

#10 t dat in = 8'b0000 1010;

#10 t dat in = 8'b0000 1000;
13
14
15
16
            #10 t_dat_in = 8'b0000_0000;
17
            #10 t_dat_in = 8'b1111_1011;
18
            #10 t_dat_in = 8'b1111_1011;
#10 t_dat_in = 8'b1011_1111;
#10 t_dat_in = 8'b1011_1011;
19
20
            #10 t_dat_in = 8'b0000_1111;
21
22
         end
23
         initial begin
24
             $monitor("Current time: %tns", $time, "<--->count = %b, dat in = %b", t dat in, t count);
        endmodule
```



#### (4) 显示输出

```
VSIM 53> run
# Current time:
                                   Ons<---->count = xxxxxxxx, dat_in = xxxx
# Current time:
                                 100ns<--->count = 10001011, dat_in = 0100
# Current time:
                                  200ns<---->count = 10001001, dat_in = 0011
                                  300ns<---->count = 11101011, dat_in = 0110
# Current time:
                                  400ns<---->count = 00001010, dat_in = 0010
# Current time:
                                  500ns<---->count = 00001000, dat_in = 0001
# Current time:
                                  600ns<---->count = 00000000, dat_in = 0000
# Current time:
# Current time:
                                 700ns<--->count = 11111011, dat_in = 0111
                                 800ns<--->count = 11111111, dat_in = 1000
# Current time:
                                 900ns<--->count = 10111011, dat_in = 0110
# Current time:
                                1000ns<--->count = 00001111, dat_in = 0100
# Current time:
```

#### 第7题

## (1) 设计模块

```
module dec counter(output [3:0] count,
                           input clk, reset);
        reg [3:0] cnt = 0;
        always @(posedge clk) begin
          if (clk & ~reset) begin
if (cnt == 4'b1010) cnt = 0;
             else cnt = cnt + 1;
10
           end
11
           else begin
               cnt = 0;
13
           end
        end
15
16
        assign count = cnt;
      endmodule
```

```
itimescale 10ns/ins
include "dec_counter.v"
idefine CLOCK_CYCLE 20

module tb_dec_counter;

module tb_dec_counter;

reg p_clk_in, p_rst;
wire [3:0] count;

dec_counter m_dec_counter(count, p_clk_in, p_rst);

initial begin
    p_clk_in = 1'b0;
    forever f'CLOCK_CYCLE p_clk_in = ~p_clk_in;

end

initial begin
    p_rst = 1'b0;

from p_rst = 0;

from p_rst
```




## (4) 显示输出

```
# Current time:
                                4000ns<--->count = 0000, p_clk_in = 0, p_rst = 1
# Current time:
                                4200ns<---->count = 0000, p_clk_in = 1, p_rst = 1
                                4400ns<---->count = 0000, p_clk_in = 0, p_rst = 1
# Current time:
                                4600ns<---->count = 0000, p_clk_in = 1, p_rst = 1
# Current time:
# Current time:
                                4800ns<---->count = 0000, p_clk_in = 0, p_rst = 1
# Current time:
                                5000ns<--->count = 0000, p clk in = 1, p rst = 1
                                5100ns<---->count = 0000, p_clk_in = 1, p_rst = 0
# Current time:
                                5200ns<---->count = 0000, p_clk_in = 0, p_rst = 0
# Current time:
# Current time:
                                5400ns<---->count = 0001, p_clk_in = 1, p_rst = 0
# Current time:
                                5600ns<---->count = 0001, p_clk_in = 0, p_rst = 0
# Current time:
                                5800ns<---->count = 0010, p_clk_in = 1, p_rst = 0
# Current time:
                                6000ns<--->count = 0010, p clk in = 0, p rst = 0
# Current time:
                                6200ns<---->count = 0011, p_clk_in = 1, p_rst = 0
```

#### 第8题

## (1) 设计模块

```
`timescale 10ns/1ns
 1
       `include "ones_count.v"
 3
 4
       module tb_ones_count;
         reg [7:0] t_dat_in;
wire [3:0] t_count;
 8
         ones_count m_ones_count(.dat_in(t_dat_in),
                                       .count(t count));
10
         initial begin
12
            #10 t_dat_in = 8'b1000_1011;
            #10 t_dat_in = 8'b1000_1001;
#10 t_dat_in = 8'b1110_1011;
13
14
            #10 t_dat_in = 8'b0000_1010;
15
            #10 t_dat_in = 8'b0000_1000;
            #10 t_dat_in = 8'b0000_0000;
17
            #10 t_dat_in = 8'b1111_1011;
#10 t_dat_in = 8'b1111_1111;
18
19
            #10 t_dat_in = 8'b1011_1011;
#10 t_dat_in = 8'b0000_1111;
21
22
          end
23
        initial begin
25
           $monitor("Current time: %tns", $time, "<---->count = %b, dat_in = %b", t_dat_in, t_count);
26
         end
27
      endmodule
```



#### (4) 显示输出


```
VSIM 59> run
                                   0ns<--->A = x, B = x, C = x, D = x, sel 0, y = x
# Current time:
                                 100ns<---->A = 0, B = 0, C = 0, D = 0, sel 0, y = 1
# Current time:
                                 200ns<---->A = 0, B = 0, C = 0, D = 1, sel 0, y = 1
# Current time:
# Current time:
                                 300ns<---->A = 0, B = 0, C = 1, D = 0, sel 0, y = 1
                                 400ns<---->A = 0, B = 0, C = 1, D = 1, sel 0, y = 1
# Current time:
                                 500ns<--->A = 0, B = 1, C = 0, D = 0, sel 0, y = 1
# Current time:
                                 600ns<--->A = 0, B = 1, C = 0, D = 1, sel 0, y = 1
# Current time:
                                 700ns<---->A = 0, B = 1, C = 1, D = 0, sel 1, y = 1
# Current time:
                                 800ns<---->A = 0, B = 1, C = 1, D = 1, sel 1, y = 0
# Current time:
                                 900ns<---->A = 1, B = 0, C = 0, D = 0, sel 1, y = 1
# Current time:
                                1000ns<---->A = 1, B = 0, C = 0, D = 1, sel 1, y = 1
# Current time:
                                1100ns<---->A = 1, B = 0, C = 1, D = 0, sel 1, y = 1
# Current time:
# Current time:
                                1200ns < ----> A = 1, B = 0, C = 1, D = 1, sel 1, y = 0
                                1300ns<---->A = 1, B = 1, C = 0, D = 0, sel 1, y = 1
# Current time:
                                1400ns<---->A = 1, B = 1, C = 0, D = 1, sel 1, y = 1
# Current time:
# Current time:
                                1500ns<---->A = 1, B = 1, C = 1, D = 0, sel 1, y = 1
# Current time:
                                1600ns<---->A = 1, B = 1, C = 1, D = 1, sel 1, y = 0
```

#### 第9题

```
1
       module LFSR(output reg [1:26] q,
 2
                         input clk,
 3
                          input rst n,
                          input load,
 5
                          input [1:26] din);
 6
7
           reg out;
           always @(posedge clk) begin
            if (~rst_n)
                q <= 26'b0;
10
11
             else begin
               if (load)
12
                q <= (!din) ? din : 26'b1;
else begin
if (q == 26'b0)
   q <= 26'b1;
else begin</pre>
14
15
16
18
                       q[10:26] <= q[9:25];
                     q[9] <= q[8] ^ q[26];
q[8] <= q[7] ^ q[26];
q[3:7] <= q[2:6];
q[2] <= q[1] ^ q[26];
q[1] <= q[26];
19
20
23
24
                   end
25
                 end
              end
27
           end
28
       endmodule
29
```

```
1
        `timescale 10ns/1ns
`include "LFSR.v"
        'define CLOCK_CYCLE 20
        module tb_LFSR;
          reg p_clk_in, p_rst, p_load;
reg [1:26] p_din;
wire [1:26] q;
10
          wire tmp;
12
          LFSR m_LFSR(q, p_clk_in, p_rst, p_load, p_din);
13
          initial begin
           p_clk_in = 1'b0;
15
16
             forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
17
18
          assign tmp = q[26] ^ q[8] ^ q[7] ^ q[1];
19
20
          initial begin
21
           nntial begin
p_din = 26'h3ffff_ff; p_load = 1;
#40 p_din = 26'h2ffff_ff; p_load = 0;
#150 p_din = 26'h1ffff_ff; p_load = 1;
#180 p_load = 0;
22
23
24
26
27
28
          initial begin
29
            p_rst = 1'b1;
30
             #70 p_rst = 1'b0;
#130 p_rst = 1'b0;
#110 p_rst = 1;
32
33
34
             #1000 $stop;
35
36
             $monitor"Current time: %tns", $time, "<---->q = %b, p_din = %b, p_load = %b, p_rst = %b, tmp = %b",
38
39
                          q, p_din, p_load, p_rst, tmp);
40
          end
        endmodule
```

## (3) 测试波形图



#### (4) 显示输出


## (5) 设计说明

#### 第10题

## (1) 设计模块

```
module filter(output reg sig_out,
                              input clock,
input reset,
                              input sig_in);
            reg [3:0] q;
           wire J, K;
            always @(posedge clock or negedge reset) begin
            if (!reset) q[0] <= 0;
else q[0] <= sig_in;</pre>
13
           always @(posedge clock or negedge reset) begin
  if (!reset) q[1] <= 0;
  else q[1] <= q[0];</pre>
14
15
16
17
            always @(posedge clock or negedge reset) begin
19
             if (!reset) q[2] <= 0;
else q[2] <= q[1];</pre>
22
23
           always @(posedge clock or negedge reset) begin
  if (!reset) q[3] <= 0;
  else q[3] <= q[2];</pre>
27
28
29
           assign J = q[1] & q[2] & q[3];
assign K = ~q[1] & ~q[2] & ~q[3];
30
31
32
33
34
           always @(posedge clock or negedge reset) begin
  if (!reset) sig_out <= 0;</pre>
              else begin
                 sig_out <= J & ~sig_out | ~K & sig_out;
```

```
`include "filter.v"
`define CLOCK_CYCLE 20
          module tb_filter;
             wire sig out:
              reg p_clk_in, p_rst, sig_in;
             filter m_filter(sig_out, p_clk_in, p_rst, sig_in);
10
11
12
                sig_in = 0;
#20 sig_in = 1;
#100 sig_in = 0;
#180 sig_in = 1;
14
15
16
17
18
19
20
21
             initial begin
  p_clk_in = 1'b0;
  forever #'CLOCK_CYCLE p_clk_in = ~p_clk_in;
22
23
24
             initial begin
25
26
                p_rst = 1'b0;
                #70 p_rst = 1'b1;
#130 p_rst = 1'b0;
#110 p_rst = 1;
#1000 $stop;
27
28
29
30
31
32
33
34
35
                $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, sig_in = %b, sig_out = %b, q = %b, J = %b, K = %b",
p_clk_in, p_rst, sig_in, sig_out, m_filter.q, m_filter.J, m_filter.K);
36
```



## (4) 显示输出

```
1600ns<--->clk = 0, reset = 1, sig_in = 0, sig_out = 0, q = 0010, J = 0, K = 0
1800ns<--->clk = 1, reset = 1, sig_in = 0, sig_out = 0, q = 0100, J = 0, K = 0
2000ns<--->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time:
# Current time:
# Current time:
# Current time:
                                         2200ns<---->clk = 1, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
                                         2400ns<---->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0,
# Current time:
                                         2600ns<---->clk = 1, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0,
# Current time:
                                         2800ns<---->clk = 0, reset = 0, sig_in = 0, sig_out = 0, q = 0000, J = 0, K = 1
# Current time:
# Current time:
                                         3000ns<---->clk = 1, reset = 0, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
 Current time:
                                         3100ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
                                        3200ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0000, J = 0, K = 1
3400ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0001, J = 0, K = 1
# Current time:
# Current time:
                                        3600ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0001, J = 0,
# Current time:
                                        3800ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0011, J = 0, K = 0
# Current time:
                                         4000ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0011, J = 0, K = 0
# Current time:
                                        4200ns<---->clk = 1, reset = 1, sig_in = 1, sig_out = 0, q = 0111, J = 0, K = 0
4400ns<---->clk = 0, reset = 1, sig_in = 1, sig_out = 0, q = 0111, J = 0, K = 0
# Current time:
# Current time:
```

## 第11题

```
1
      module counter8b_updown(output reg [7:0] count,
 2
                              input clk,
 3
                              input reset,
                              input dir);
 5
       always @(posedge clk or negedge reset) begin
         if (~reset) begin
 8
           count = 0;
          end
 9
10
         else begin
           if (dir == 1) count = count + 1;
11
12
           else count = count - 1;
13
         end
14
       end
15
     endmodule
```

```
`timescale 10ns/1ns
      `include "counter8b_updown.v"
      'define CLOCK_CYCLE 20
     module tb_counter8b_updown;
       wire [7:0] count;
 8
       reg p_clk_in, p_rst, p_dir;
       counter8b_updown m_counter_updown(count, p_clk_in, p_rst, p_dir);
11
12
       initial begin
         p_dir = 0;
13
          #20 p_dir = 1;
          #100 p_dir = 0;
         #180 p_dir = 1;
16
17
      end
18
19
      initial begin
        p_clk_in = 1'b0;
21
          forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
22
       end
23
      initial begin
24
        p_rst = 1'b0;
26
         #70 p_rst = 1'b1;
         #130 p_rst = 1'b0;
#110 p_rst = 1;
28
30
          #1000 $stop;
31
      end
32
33
       initial begin
        $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, p_dir = %b, count = %b",
35
                   p_clk_in, p_rst, p_dir, count);
36
```

## (3) 测试波形图



## (4) 显示输出

```
# Current time: 1000ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000001

# Current time: 1200ns<---->clk = 0, reset = 1, p_dir = 0, count = 00000001

# Current time: 1400ns<---->clk = 1, reset = 1, p_dir = 0, count = 00000000

# Current time: 1600ns<---->clk = 0, reset = 1, p_dir = 0, count = 00000000

# Current time: 1800ns<---->clk = 1, reset = 1, p_dir = 0, count = 11111111
```

```
# Current time: 2800ns<---->clk = 0, reset = 0, p_dir = 0, count = 00000000  
# Current time: 3000ns<---->clk = 1, reset = 0, p_dir = 1, count = 00000000  
# Current time: 3100ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000000  
# Current time: 3200ns<---->clk = 0, reset = 1, p_dir = 1, count = 00000000  
# Current time: 3400ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000001  
# Current time: 3600ns<---->clk = 0, reset = 1, p_dir = 1, count = 00000001  
# Current time: 3800ns<---->clk = 1, reset = 1, p_dir = 1, count = 00000010
```

#### 第12题

## (1) 设计模块

```
module ALU (output reg c out,
                   output reg [7:0] sum,
 2
 3
                   input reg [8*10+1:0]oper,
                   input [7:0] a, b,
 5
                   input c in);
 6
 7
        always @(oper, a, b) begin
 8
          case (oper)
             "and":
                              begin tmp = a + b + c in; end
             "subtract": begin tmp = a + ~b + c_in; end
"subtract_a": begin tmp = b + ~a + ~c_in; end
10
11
12
             "or ab":
                            {c_out, sum} = {1'b0, a | b};
13
             "and ab":
                              {c out, sum} = {1'b0, a & b};
                              {c_out, sum} = {1'b0, ~a & b};
             "not ab":
14
                              {c_out, sum} = {1'b0, a ^ b};
{c_out, sum} = {1'b0, a ~^ b};
             "exor":
1.5
             "exnor":
16
17
           endcase
18
        end
19
20
     endmodule
21
```

## (2) 测试模块

```
'timescale 10ns/1ns
        `include "ALU.v
        module tb_ALU;
           wire [7:0] sum;
           wire c_out;
           reg [7:0] a, b;
10
           reg [8*10+1:0] oper;
11
12
           ALU m_ALU(c_out, sum, oper, a, b, c_in);
13
15
           initial begin
  a = 8'b0111_0111;
  b = 8'b1101_0000;
17
18
              c in = 1;
19
20
           initial begin
    #10 oper = "and";
    #10 oper = "subtract";
    #10 oper = "subtract_a";
21
22
24
              #10 oper = "subtract

#10 oper = "or_ab";


#10 oper = "and_ab";

#10 oper = "not_ab";

#10 oper = "exor";

#10 oper = "exnor";
25
26
27
28
29
31
32
33
           initial begin
             $monitor("Current time: %tns", $time, "<--->sum = %b, c_out = %b, oper = %s, a = %b, b = %b, c_in = %b, ",
34
35
                             sum, c_out, oper, a, b, c_in);
36
           end
38
       endmodule
```

## (3) 测试波形图



### (4) 显示输出

#### (5) 设计说明

本题采用 reg 保存字符串信息,利用 case 语句,从而实现算术逻辑单元(ALU)的基本单元,如全加器,全减器,异或等。

#### 第13题

## (1) 设计模块

```
module shift_counter(output reg [7:0] count,
                                       input clk,
input reset);
           reg LEFT = 1'b1;
          initial begin
  count = 1;
           end
10
11
           always @(posedge clk) begin
            if (reset) begin
  LEFT = 1'b1;
  count = 1;
12
13
14
15
16
              else begin
               if (LEFT) begin
17
18
19
                  count <= {count[6:0], 1'b0};
if (count == 8'b0100_0000) LEFT = 1'b0;
20
                 else begin

count <= {1'b0, count[7:1]};

if (count == 8'b0000_0010) LEFT = 1'b1;
22
23
24
                  end
25
               end
           end
         endmodule
```

```
`timescale 10ns/1ns
 1
      'include "shift counter.v"
 2
      'define CLOCK CYCLE 20
 3
 5
      module tb_shift_counter;
        reg p clk in, p rst;
 8
        wire [7:0] count;
 9
10
        shift_counter m_shift_counter(count, p_clk_in, p_rst);
11
        initial begin
12
13
          p clk in = 1'b0;
14
          forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
15
16
17
        initial begin
18
          p rst = 1'b1;
19
          \#70 \text{ p rst} = 1'b0;
          #130 p_rst = 1'b1;
20
          #110 p_rst = 0;
21
22
23
          #1000 $stop;
24
        end
25
26
        initial begin
         $monitor("Current time: %tns", $time, "<---->clk = %b, reset = %b, count = %b",
28
                     p_clk_in, p_rst, count);
29
        end
30
      endmodule
```



#### (4) 显示输出

```
VSIM 85> run
# Current time:
                                    0ns<--->clk = 0, reset = 1, count = 00000001
# Current time:
                                   200ns<--->clk = 1, reset = 1, count = 00000001
                                   400ns<---->clk = 0, reset = 1, count = 00000001
# Current time:
# Current time:
                                   600ns<---->clk = 1, reset = 1, count = 00000001
                                  700ns<---->clk = 1, reset = 0, count = 00000001
# Current time:
                                   800ns<---->clk = 0, reset = 0, count = 00000001
# Current time:
# Current time:
                                 1000ns<---->clk = 1, reset = 0, count = 00000010
                                 1200ns<---->clk = 0, reset = 0, count = 00000010
# Current time:
                                 1400ns<---->clk = 1, reset = 0, count = 00000100
# Current time:
                                 1600ns<---->clk = 0, reset = 0, count = 00000100
# Current time:
                                 1800ns<---->clk = 1, reset = 0, count = 00001000
# Current time:
# Current time:
                                 2000ns<--->clk = 0, reset = 1, count = 00001000
# Current time:
                                 2200ns<--->clk = 1, reset = 1, count = 00000001
                                 2400ns<---->clk = 0, reset = 1, count = 00000001
# Current time:
                                 2600ns<---->clk = 1, reset = 1, count = 00000001
# Current time:
                                 2800ns<---->clk = 0, reset = 1, count = 00000001
# Current time:
                                 3000ns<---->clk = 1, reset = 1, count = 00000001 3100ns<---->clk = 1, reset = 0, count = 00000001
# Current time:
# Current time:
                                 3200ns<--->clk = 0, reset = 0, count = 00000001
# Current time:
                                 3400ns<---->clk = 1, reset = 0, count = 00000010
# Current time:
```

#### 第14题

## (1) 设计模块

```
module sram(output [7:0] dout,
 1
 2
                 input [7:0] din, addr,
 3
                 input wr, rd, cs);
 4
 5
       reg [7:0] mem [255:0];
 6
        always @(posedge wr) begin
         if (cs == 1) begin
 8
           mem[addr] = din;
10
         end
11
        end
12
13
        assign dout = (cs & (~rd)) ? mem[addr] : dout;
14
15
      endmodule
16
```

## (2) 测试模块

```
`timescale 10ns/1ns
`include "sram.v"
         'define CLOCK CYCLE 20
        module tb sram;
           wire [7:0] dout;
           reg [7:0] din, addr;
           reg wr, rd, cs;
10
11
           sram sram(dout, din, addr, wr, rd, cs);
12
13
           initial begin
             natial begin

cs = 0; rd = 0; wr = 0; din = 0; addr =0;

#10 cs = 1; din = 8'b1011_0101;

#10 wr = 1; addr = 8'b11;

#10 cs = 0; addr = 8'b10; wr = 0; din = 8'b0001_0001;

#10 cs = 1; wr = 1; rd = 1;
14
15
16
17
18
19
              #10 rd = 0;
20
             #10 addr = 3;
21
22
         initial begin
23
             $monitor ("Current time: %tns", $time, "<--->dout = %b, din = %b, addr = %b, wr = %b, rd = %b, cs = %b",
                           dout, din, addr, wr, rd, cs);
        endmodule
```

## (3) 测试波形图



## (4) 显示输出

## 第15题

## (1) 设计模块

```
module seq_detect_1101(output reg flag,
                                   input din, clk, rst_n);
 3
           localparam IDLE = 5'b0_0001, A = 5'b0_0010, B = 5'b0_0100,
 4
                           C = 5'b0 1000, D = 5'b1 0000;
           reg [4:0] state;
 6
 8
           always @(negedge clk) begin
 9
              if (!rst_n) begin
                flag <= 1'b0;
11
                state <= IDLE;
12
              end
13
              else begin
14
                 flag <= (state == D)? 1'b1 : 1'b0;
                 case (state)
                   IDLE: state <= (din)? A : IDLE;
A: state <= (din)? B : IDLE;
16
17
                          state <= (din)? B : C;
                   B:
18
                   C: state <= (din)? D : IDLE;
D: state <= (din)? B : IDLE;
19
21
                   default: state <= IDLE;</pre>
22
                endcase
23
              end
24
            end
26
      endmodule
     module seq_detect_0110(output reg flag,
                                 input din, clk, rst_n);
           localparam IDLE = 5'b0_0001, A = 5'b0_0010, B = 5'b0_0100, C = 5'b0_1000, D = 5'b1_0000;
           reg [4:0] state;
           always @(negedge clk) begin
             if (!rst_n) begin
               flag <= 1'b0;
               state <= IDLE;
39
             end
             else begin
                flag <= (state == D)? 1'b1: 1'b0;
41
                case (state)
42
                 IDLE: state <= (din)? IDLE: A;
A: state <= (din)? B : A;
43
44
                         state <= (din)? C : A;
state <= (din)? IDLE : D;
45
                  B:
46
                  C:
                          state <= (din)? B : A;
47
                 D:
                 default: state <= IDLE;</pre>
48
49
               endcase
50
             end
51
           end
52
     endmodule
53
     module seq_detect(output reg flag,
55
                          input din, clk, rst n);
56
57
         wire flag1, flag2;
seq_detect_1101 detect1(flag1, din, clk, rst_n);
seq_detect_0110 detect2(flag2, din, clk, rst_n);
58
59
61
           always @(*) begin
            flag = flag1 | flag2;
63
```

## (将两个状态机合并为一个)


```
1
      module seq_detect2(output reg flag,
2
                         input din, clk, rst_n);
3
          localparam IDLE = 9'b0_0000_0001, A = 9'b0_0000_0010, B = 9'b0_0000_0100,
 4
 5
                        C = 9'b0 0000 1000, D = 9'b0 0001 0000, E = 9'b0 0010 0000,
                        F = 9'b0_0100_0000, G = 9'b0_1000_0000, H = 9'b1_0000_0000;
 6
 7
          reg [8:0] state;
8
9
         always @(negedge clk) begin
10
            if (!rst_n) begin
11
              flag <= 1'b0;
              state <= IDLE;
12
13
14
            else begin
15
              flag <= ((state == D) | (state == H))? 1'b1 : 1'b0;
16
              case (state)
17
                IDLE: state <= (din)? A : E;</pre>
18
                       state <= (din)? B : E;
                A:
19
                B:
                        state <= (din)? B : C;
                        state <= (din)? D : E;
20
                C:
21
                D:
                       state <= (din)? G : E;
22
                E:
                        state <= (din)? F : E;
                        state <= (din)? G : E;
23
                F:
                        state <= (din)? B : H;
24
                G:
                        state <= (din)? D : E;
25
                H:
26
                default: state <= IDLE;</pre>
27
              endcase
28
            end
29
          end
30
31
      endmodule
```

```
timescale 10ns/1ns
              'define CLOCK CYCLE 20
            module tb seq detect;
                wire flag;
                reg p_clk_in, p_rst, din;
                seq_detect m_seq_detect(flag, din, p_clk_in, p_rst);
               initial begin

din = 0;

#30 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 1;#20 din = 0;
#20 din = 1;#20 din = 1;#20 din = 0;
#20 din = 1;#20 din = 1;#20 din = 0;
#20 din = 1;#20 din = 1;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
#20 din = 1;#20 din = 0;#20 din = 1;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
                  end
                initial begin
  p_clk_in = 1'b0;
forever #`CLOCK_CYCLE p_clk_in = ~p_clk_in;
28
29
30
31
32
33
                initial begin
  p_rst = 1;
  #350 p_rst = 0;
  #50 p_rst = 1;
34
35
36
                      $monitor("Current time: %tns", $time, "<--->clk = %b, reset = %b, din = %b, flag = %b, flag1 = %b, flag2 = %b",
39
                                          p_clk_in, p_rst, din, flag, m_seq_detect.flag1, m_seq_detect.flag2);
```

## (3) 测试波形图



#### (4) 显示输出

```
# Current time:
                                 600ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000000010
                                 700ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000000010
 Current time:
                                 800ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000000100
# Current time:
                                1000ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state =
# Current time:
                                                                                                        000000100
                                1100ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state =
# Current time:
                                1200ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state =
 Current time:
# Current time:
                                1300ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000001000
                                1400ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000001000
# Current time:
                                1600ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 000010000
# Current time:
                                1700ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000010000
# Current time:
 Current time:
                                1800ns<---->clk = 1, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 000010000
                                1900ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state =
 Current time:
 Current time:
                                2000ns<---->clk = 0, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 010000000
                                2200ns<---->clk = 1, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 010000000
# Current time:
                                2300ns<---->clk = 1, reset = 1, din = 0, flag1 = 1, flag2 = 1, state = 010000000
# Current time:
                                2400ns<---->clk = 0, reset = 1, din = 0, flag1 = 0, flag2 = 0, state = 100000000
# Current time:
                                2500ns<---->clk = 0, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 100000000
# Current time:
                                2600ns<---->clk = 1, reset = 1, din = 1, flag1 = 0, flag2 = 0, state = 100000000
 Current time:
                                2800ns<---->clk = 0, reset = 1, din = 1, flag1 = 1, flag2 = 1, state = 000010000
# Current time:
```

#### (5) 设计说明

本题先采用了 moore 机设计方式,设计了两个序列探测器,后将二者的结果合并。另一种设计方法为只设计一个状态机,直接输出探测结果(moore 机,状态数目为 4+4+1=9)。对比测试波形图以及输出结果可知二种设计结果完全相同。


### 第16题

```
1
      module mealy(output flag,
                    input din, clk, rst);
 3
          5
 6
         reg [7:0] p_state, n_state;
 8
          always @(posedge clk or negedge rst) begin
 9
10
            if (!rst) p_state <= IDLE;</pre>
            else p_state <= n_state;</pre>
12
13
          always @(*) begin
            case (p_state)
                IDLE: n_state = (din)? A : IDLE;
A: n_state = (din)? A : B;
                в:
                         n_state = (din)? C : IDLE;
                         n_state = (din)? A : D;
                c:
                         n_state = (din)? E : IDLE;
n_state = (din)? A : F;
                D:
20
                E:
                         n_state = (din)? G : IDLE;
n_state = (din)? A : F;
                F:
                default: n_state = IDLE;
            endcase
          assign flag = ((p state == G) && (din == 1'b0)) ? 1'b1 : 1'b0;
```

```
1
      module moore (output reg flag,
 2
                         input din, clk, rst);
 3
 4
            localparam IDLE = 9'b0000 0000 1, A = 9'b0000 0001 0, B = 9'b0000 0010 0, C = 9'b0000 0100 0, D = 9'b0000 1000 0, E = 9'b0001 0000 0, F = 9'b0010 0000 0, G = 9'b0100 0000 0, H = 9'b1000 0000 0;
 5
 6
 8
            reg [8:0] state;
 9
10
11
            always @(posedge clk or negedge rst) begin
12
13
              if (!rst) begin
14
                flag <= 1'b0;
                  state <= IDLE;
15
16
               end
17
               else begin
18
                  flag <= (state == H)? 1'b1: 1'b0;
19
                  case (state)
                     IDLE: state <= (din)? A : IDLE;
A: state <= (din)? A : B;</pre>
20
                    A:
21
22
                     B:
                                state <= (din)? C : IDLE;
                               state <= (din)? A : D;
23
                     C:
                               state <= (din)? E : IDLE;
state <= (din)? A : F;</pre>
24
                     D:
25
                     E:
                              state <= (din)? G : IDLE;
state <= (din)? A : H;</pre>
26
                     F:
27
                      G:
                                state <= (din)? G : IDLE;
28
                     Η:
                     default: state <= IDLE;</pre>
30
                   endcase
                end
             end
       endmodule
```

```
`timescale 10ns/1ns
            `include "mealy.v"
`include "moore.v"
            'define CLOCK_CYCLE 1
            module top;
               wire flag1, flag2;
  8
               reg din, clk, rst;
10
               mealy m_mealy(flag1, din, clk, rst);
11
               moore m_moore(flag2, din, clk, rst);
              initial begin
  clk = 1'b0;
13
                    forever #`CLOCK CYCLE clk = ~clk;
16
                end
17
                initial begin
                 initial begin
  din = 0;
  #2 din = 1;#2 din = 1;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 0;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 0;#2 din = 1;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
  #2 din = 1;#2 din = 0;#2 din = 1;#2 din = 0;
19
20
22
23
25
26
28
30
               initial begin
31
                  rst = 1'b1;
                   #25 rst = 1'b0;
#3 rst = 1'b1;
33
34
                   #30 rst = 1'b0;
36
              initial begin
                   Smonitor("Current time: %tns", $time, "<----> flag1 = %b, flag2 = %b, din = %b, clk = %b, rst = %b",
39
                                   flag1, flag2, din, clk, rst);
                end
42
          endmodule
```

## (3) 测试波形图



#### (4) 显示输出

```
VSIM 103> run
                                   0ns<---> flag1 = x, flag2 = x, din = 0, clk = 0, rst = 1
# Current time:
                                  10ns \leftarrow ---> flag1 = 0, flag2 = x, din = 0, clk = 1, rst = 1
# Current time:
                                  20ns<----> flag1 = 0, flag2 = x, din = 1, clk = 0, rst = 1
# Current time:
                                  30ns<---> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
# Current time:
                                  40ns<---> flag1 = 0, flag2 = 0, din = 1, clk = 0, rst = 1
# Current time:
# Current time:
                                  50ns<---> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
                                  60ns<---> flag1 = 0, flag2 = 0, din = 1, clk = 0, rst = 1
# Current time:
                                  70ns<----> flag1 = 0, flag2 = 0, din = 1, clk = 1, rst = 1
# Current time:
                                  80ns<----> flag1 = 0, flag2 = 0, din = 0, clk = 0, rst = 1
# Current time:
                                  90ns<---> flag1 = 0, flag2 = 0, din = 0, clk = 1, rst = 1
# Current time:
```

#### (5) 设计说明

由仿真结果可知,moore 机和 mealy 机在序列探测问题上的不同,包括两个方面。第一,moore 机状态比 mealy 机状态多一,等于序列长度加一。第二,moore 机比 mealy 机滞后一个周期。

由波形图可知,二种设计方式均达到了设计目的,能实现功能,但波形有差别。这是由于 mealy 机采用了 assign 语句计算 flag 使得结果无需等待时钟边沿到来。(若将 assign 语句换为过程语句放入 always 中,则波形高电平长度相同)另外,图中 moore 机比 mealy 少一个高电平,这是由于最后引入复位的缘故(而 mealy 机比 moore 早一个周期,故不会受到影响)。