

John Behman
ECE 474 HW #2 Responses

4:

- a. Using the report_area command, I found that the total cell area was 1,808.24 micrometers squared and the total area was 1,911.5 micrometers squared.
- b. Using the report_hierarchy command, I found that my design used a total of 24 different types of gates. This can be seen in the graphic below.

```
*****
Report : hierarchy
Design : alu
Version: L-2016.03-SP2
Date   : Thu Apr 18 23:10:21 2019
*****

alu
  AND2X1          saed90nm_typ
  AND3X1          saed90nm_typ
  AND4X1          saed90nm_typ
  A021X1          saed90nm_typ
  A0221X1         saed90nm_typ
  A0222X1         saed90nm_typ
  A0I21X1         saed90nm_typ
  INVX0           saed90nm_typ
  MUX21X1         saed90nm_typ
  NAND2X0         saed90nm_typ
  NAND3X0         saed90nm_typ
  NAND4X0         saed90nm_typ
  NOR2X0          saed90nm_typ
  NOR3X0          saed90nm_typ
  NOR4X0          saed90nm_typ
  OA21X1          saed90nm_typ
  OA22X1          saed90nm_typ
  OA221X1         saed90nm_typ
  OA222X1         saed90nm_typ
  OR2X1           saed90nm_typ
  OR4X1           saed90nm_typ
  XOR2X1          saed90nm_typ
  alu_DW01_addsub_0
    FADDX1         saed90nm_typ
    XOR2X1         saed90nm_typ
```

- c. The size of a NAND2X1 was found to be 5.5296 micrometers squared. Given this value, the amount of gates can be calculated with $1911.5/5.5296$. This results in a calculated gate amount of approximately 346 total gates.
- d. Using the hierarchy image from question b, it can be seen that Design Vision added a hierarchical block labeled alu_DW01_addsub_0. This block is used to implement portions of the design allowing for a more efficient gate level design. The style it

