John Behman ECE 474 HW #2 Responses

4.

- a. Using the report_area command, I found that the total cell area was 1,808.24 micrometers squared and the total area was 1,911.5 micrometers squared.
- b. Using the report_hierarchy command, I found that my design used a total of 24 different types of gates. This can be seen in the graphic below.

```
Report : hierarchy
Design : alu
Version: L-2016.03-SP2
     : Thu Apr 18 23:10:21 2019
**************
alu
    AND2X1
                              saed90nm typ
                              saed90nm_typ
   AND3X1
                              saed90nm_typ
   AND4X1
                              saed90nm typ
   A021X1
   A0221X1
                              saed90nm typ
   A0222X1
                              saed90nm typ
   A0I21X1
                              saed90nm typ
    INVXO
                              saed90nm
   MUX21X1
                              saed90nm typ
   NAND2X0
                              saed90nm typ
   NAND3X0
                              saed90nm typ
   NAND4X0
                              saed90nm typ
   NOR2X0
                              saed90nm typ
   NOR3X0
                              saed90nm typ
   NOR4X0
                              saed90nm typ
   0A21X1
                              saed90nm typ
   0A22X1
                              saed90nm typ
                              saed90nm typ
   0A221X1
                              saed90nm typ
   0A222X1
   OR2X1
                              saed90nm typ
   OR4X1
                              saed90nm typ
                              saed90nm_typ
   XOR2X1
   alu DW01 addsub 0
        FADDX1
                              saed90nm typ
        XOR2X1
                              saed90nm typ
```

- c. The size of a NAND2X1 was found to be 5.5296 micrometers squared. Given this value, the amount of gates can be calculated with 1911.5/5.5296. This results in a calculated gate amount of approximately 346 total gates.
- d. Using the hierarchy image from question b, it can be seen that Design Vision added a hierarchical block labeled alu_DW01_addsub_0. This block is used to implement portions of the design allowing for a more efficient gate level design. The style it

- implemented by the synthesis tool included add and subtract functionality within the hierarchical block as seen in the name.
- e. The total delay through the ALU was 3.02. The path traveled to create this delay began at input a_in and finished at the output alu_out. This image below highlights this information in greater detail.

```
Report : timing
-path full
         -delay max
         -max_paths 1
Design : alu
Version: L-2016.03-SP2
      : Thu Apr 18 21:50:10 2019
Date
*****************
Operating Conditions: TYPICAL
                                    Library: saed90nm_typ
Wire Load Model Mode: enclosed
  Startpoint: in_a[2] (input port)
  Endpoint: alu_out[7] (output port)
  Path Group: (none)
  Path Type: max
  Des/Clust/Port
                        Wire Load Model
                                                 Library
  alu
                        8000
                                                 saed90nm typ
  alu DW01 addsub 0
                        8000
                                                 saed90nm typ
  Point
                                                 Incr
                                                              Path
  input external delay
                                                 0.00
                                                              0.00 r
  in_a[2] (in)
U350/QN (INVX0)
                                                 0.00
                                                              0.00
                                                 0.19
                                                              0.19 f
  U347/QN (NAND4X0)
                                                 0.14
                                                              0.33 r
  U346/QN (NOR3X0)
                                                 0.16
                                                              0.49 f
                                                              0.66 r
  U344/QN (NAND2X0)
                                                 0.18
  U343/QN (INVX0)
                                                 0.10
                                                              0.77
 U342/QN (NOR2X0)
U313/Q (A021X1)
U312/Q (A0221X1)
r35/B[0] (alu_DW01_addsub_0)
                                                 0.43
                                                              1.19 r
                                                 0.18
                                                              1.38 r
                                                 0.10
                                                              1.48 r
                                                 0.00
                                                              1.48 r
                                                              1.63 r
  r35/U9/Q (XOR2X1)
                                                 0.15
  r35/U1 0/C0 (FADDX1)
                                                 0.15
                                                              1.77 r
  r35/U1_1/C0 (FADDX1)
                                                              1.91 r
                                                 0.13
  r35/U1_2/C0 (FADDX1)
                                                 0.13
                                                              2.04 r
 r35/U1_3/C0 (FADDX1)
r35/U1_4/C0 (FADDX1)
r35/U1_5/C0 (FADDX1)
                                                              2.17 r
                                                 0.13
                                                              2.30 r
                                                 0.13
                                                              2.44 r
                                                 0.13
  r35/U1_6/C0 (FADDX1)
                                                 0.13
                                                              2.57 r
  r35/U1_7/S (FADDX1)
r35/SUM[7] (alu_DW01_addsub_0)
                                                 0.23
                                                              2.80 r
                                                 0.00
                                                              2.80
  U206/QN (INVXO)
                                                 0.05
                                                              2.85
  U204/Q (OA221X1)
                                                              2.97 f
                                                 0.12
  U200/QN (NAND2X0)
alu_out[7] (out)
                                                 0.05
                                                              3.02 r
                                                 0.00
                                                              3.02 r
  data arrival time
                                                              3.02
  (Path is unconstrained)
```