

65816 Microprocessor Quick Reference

Jeff Tranter <tranter@pobox.com>

Updated: 03-Jul-2012

Registers:

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Data Bank Register (DBR)								Accumulator (B)								Accumulator (A)												
								X Index Register (X)																				
								Y Index Register (Y)																				
0	0	0	0	0	0	0	0	Direct Page Register (D)																				
0	0	0	0	0	0	0	0	Stack Pointer (S)																				
Program Bank Register (PBR)								Program Counter (PC)																				
								Processor Status Register (P)																				E
																N	V	M	X	D	I	Z	C					

New Addressing Modes:

Addressing Mode	Example
Program Counter Relative Long	BRL JMPLABEL
Stack Relative	LDA 3,S
Stack Relative Indirect Indexed with Y	LDA (5,S),Y
Block Move	MVP 0,0
Absolute Long	LDA \$02F000
Absolute Long Indexed with X	LDA \$12D080, X
Absolute Indirect Long	JMP [\$2000]
Direct Page Indirect Long	LDA [\$55]
Direct Page Indirect Long Indexed with Y	LDA [\$55], Y

New Instructions:

BRL	Branch always long	REP	Reset status bits
COP	Co-processor empowerment	RTL	Return from subroutine long
JML	Jump long	SEP	Set status bits
JSL	Jump to subroutine long	STP	Stop the processor
MVN	Block move negative	TCD	Transfer 16-bit accumulator to direct page register
MVP	Block move positive	TCS	Transfer accumulator to stack pointer
PEA	Push effective absolute address onto stack	TDC	Transfer direct page register to 16-bit accumulator
PEI	Push effective indirect address onto stack	TSC	Transfer stack pointer to 16-bit accumulator
PER	Push effective PC relative address onto stack	TXY	Transfer index registers X to Y
PHB	Push data bank register onto stack	TYX	Transfer index registers Y to X
PHD	Push direct page register onto stack	WAI	Wait for interrupt
PHK	Push program bank register onto stack	WDM	Reserved for future two-byte opcodes
PLB	Pull data bank register from stack	XBA	Exchange the B and A accumulators
PLD	Pull direct page register from stack	XCE	Exchange carry and emulation bits

Interrupt Vector Locations:

Vector	Emulation Mode	Native Mode
IRQ	\$FFFE, \$FFFF	\$FFEE, \$FFEF
RESET	\$FFFC, \$FFFD	-
NMI	\$FFFA, \$FFFB	\$FFEA, \$FFEB
ABORT	\$FFF8, \$FFF9	\$FFE8, \$FFE9
BRK	-	\$FFE6, \$FFE7
COP	\$FFF4, \$FFF5	\$FFE4, \$FFE5

Notes: All locations are in bank zero.