

Welche Komponenten?

Welche Architektur?

Welches Scheduling?

Schnelle Antwortzeiten?

Die modulare Performanzanalyse mittels Echtzeitkalkül


- Rebekka Roßberg


Wenig Infos


Schnell und einfach

Mächtiges Framework

Garantien









Event Kurven

$$\overline{\alpha}(\Delta t) = [\overline{\alpha}^{\,u}(\Delta t), \overline{\alpha}^{\,l}(\Delta t)]$$








Event Kurven


$$\overline{\alpha}^l(\Delta t) = \left\lfloor \frac{\Delta t - j}{p} \right\rfloor$$


$$\overline{\alpha}^u(\Delta t) = \min\left\{ \left\lceil \frac{\Delta t + j}{p} \right\rceil, \left\lceil \frac{\Delta t}{d} \right\rceil \right\}$$













Service Kurven

$$\beta(\Delta t) = [\beta^{u}(\Delta t), \beta^{l}(\Delta t)]$$

Executed Instructions



$$\beta^{u}(\Delta t) = \beta^{l}(\Delta t) = APC \cdot \Delta t$$





βΙ

p p+s


p-s

 Δt






Verarbeitungs-Semantik einer Komponente



Verarbeitungs-Semantik einer Komponente: Greedy Processing



$$\beta'^{u} = (\beta^{u} - \alpha^{l})\overline{\oslash}0$$

$$\beta'^{l} = (\beta^{l} - \alpha^{u}) \overline{\otimes} 0$$

Mit der Max-Plus Faltung:

$$(f\overline{\otimes}g)(\Delta) = \sup_{0 \le \lambda \le \Delta} \{f(\Delta - \lambda) + g(\lambda)\}\$$

Sowie der Max-Plus Entfaltung:

$$(f\overline{\oslash}g)(\Delta) = \inf_{\lambda \ge 0} \left\{ f(\Delta + \lambda) - g(\lambda) \right\}$$

$$\alpha'^{u} = \min \left\{ (\alpha^{u} \otimes \beta^{u}) \oslash \beta^{l}, \beta^{u} \right\}$$
$$\alpha'^{l} = \min \left\{ (\alpha^{l} \oslash \beta^{u}) \otimes \beta^{l}, \beta^{l} \right\}$$


Mit der Min-Plus Faltung:


$$(f \otimes g)(\Delta) = \inf_{0 \le \lambda \le \Delta} \{ f(\Delta - \lambda) + g(\lambda) \}$$


Sowie der Min-Plus Entfaltung:


$$(f \oslash g)(\Delta) = \sup_{\lambda \ge 0} \{ f(\Delta + \lambda) - g(\lambda) \}$$


Datenfluss und Ressource Sharing















Mit der Min-Plus Faltung:

$$(f \otimes g)(\Delta) = \inf_{0 \le \lambda \le \Delta} \{ f(\Delta - \lambda) + g(\lambda) \}$$

Sowie der Min-Plus Entfaltung:

$$(f \oslash g)(\Delta) = \sup_{\lambda \ge 0} \left\{ f(\Delta + \lambda) - g(\lambda) \right\}$$

 $\alpha_{\mathsf{Helligkeit}}$



$$\beta'^{u} = (\beta^{u} - \alpha^{l}) \overline{\oslash} 0$$

$$\beta'^{l} = (\beta^{l} - \alpha^{u}) \overline{\otimes} 0$$

Mit der Max-Plus Faltung:


$$(f\overline{\otimes}g)(\Delta) = \sup_{0 \le \lambda \le \Delta} \left\{ f(\Delta - \lambda) + g(\lambda) \right\}$$

Sowie der Max-Plus Entfaltung:

$$(f\overline{\oslash}g)(\Delta) = \inf_{\lambda \ge 0} \left\{ f(\Delta + \lambda) - g(\lambda) \right\}$$


 $\alpha_{\text{Helligkeit}}{'}$


"Schnell und einfach"?!






```
aH_in
aN_in
b1_in
b2_in
b3_in
e1
e2
e3
e4
                                                         Wenig Infos
```








(A)


```
aH_{in} = rtcpjd(66.6, 0, 0);
aN_in = rtcpjd(1000, 0, 0);
b1_in = rtcfs(4000);
b2_in = rtctdma(8,10,10);
b3_in = rtcfs(4000);
e1 = 100000 + 100000;
e2 = 1000000;
e3 = 160;
e4 = 100000;
```


(A)

```
aH_in = rtcpjd(66.6, 0, 0);
aN_in = rtcpjd(1000, 0, 0);
b1 in = rtcfs(4000);
b2 in = rtctdma(8,10,10);
b3 in = rtcfs(4000);
e1 = 100000 + 100000;
e2 = 1000000;
e3 = 160;
e4 = 100000;
[aH_out, b3_out1, del1, buf1] = rtcgpc(aH_in, b3_in, e1);
[aN_out1, b1_out, del2, buf2] = rtcgpc(aN_in, b1_in, e2);
[aN_out2, b2_out, del3, buf3] = rtcgpc(aN_out1, b2_in, e3);
[aN out3, b3 out2, del4, buf4] = rtcgpc(aN out2, b3 out1, e4);
```































 Δt [ms]











System Analyse

Maximale Verzögerung je Komponente und Event Stream:

$$d_{\max} \leq Del(\alpha^u, \beta^l)$$

$$Del(\alpha^u, \beta^l) := \sup_{\lambda \geq 0} \left\{ \inf_{\tau \geq 0} \left\{ \alpha^u(\lambda) \leq \beta^l(\lambda + \tau) \right\} \right\}$$

Maximale Ende-zu-Ende Verzögerung:

$$d_{\max} \leq Del(\alpha^u, \beta_1^l \otimes \cdots \otimes \beta_n^l) \leq Del(\alpha^u, \beta_1^l) + \cdots + Del(\alpha^u, \beta_n^l)$$

System Analyse

Maximale Puffer-Anforderungen je Komponente und Event Stream:


$$b_{\max} \le Buf\left(\alpha^{u}, \beta^{l}\right)$$

$$Buf\left(\alpha^{u}, \beta^{l}\right) := \sup_{\lambda \ge 0} \left\{\alpha^{u}(\lambda) - \beta^{l}(\lambda)\right\}$$

Maximale Puffer-Anforderungen insgesamt (für Komponenten mit gemeinsamen Speicher):

$$b_{\max} \leq Buf(\alpha^u, \beta_1^l \otimes \cdots \otimes \beta_n^l) \leq Buf(\alpha^u, \beta_1^l) + \cdots + Buf(\alpha^u, \beta_n^l)$$

System Analyse





```
aH in = rtcpjd(66.6, 0, 0);
aN in = rtcpjd(1000, 0, 0);
                                                     Schnell und einfach
b1 in = rtcfs(4000);
b2 in = rtctdma(8,10,10);
b3 in = rtcfs(4000);
e1 = 100000 + 100000;
e2 = 10000000;
e3 = 160:
e4 = 1000000:
[aH out, b3 out1, del1, buf1] = rtcgpc(aH_in, b3_in, e1);
[aN out1, b1 out, del2, buf2] = rtcgpc(aN in, b1 in, e2);
[aN out2, b2 out, del3, buf3] = rtcgpc(aN out1, b2 in, e3);
[aN out3, b3 out2, del4, buf4] = rtcgpc(aN out2, b3 out1, e4);
delayBrightness = del1;
delayMessageLoose = del2 + del3 + del4;
delayMessageTight = rtcdel(aN in, b1 in, e2, b2 in, e3, b3 out1, e4);
bufferLoose = buf1 + buf2 + buf3 + buf4;
bufferTight = buf1 + rtcbuf(aN in, b1 in, e2, b2 in, e3, b3 out1, e4);
```


	Zugelassener E2E-Delay	Delay mit Architektur (A)	Delay mit Architektur (B)
$\alpha_{Helligkeit}$	100ms	50ms	40ms
$\alpha_{Nachricht}$	500ms	395ms	580ms


	Mit Architektur (A)	Mit Architektur (B)
Benötigter Gesamt-Puffer	2	2





Wo befindet sich ein Bottleneck?

Wie kann man die Architektur robuster machen?











Wo befindet sich ein Bottleneck?

Wie kann man die Architektur robuster machen?

Wo befindet sich ein Bottleneck?





Wie kann man die Architektur robuster machen?

