Single Cycle Processor Design

COE 301

Computer Organization
Prof. Muhamed Mudawar

College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals

Presentation Outline

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Single Cycle Processor Design

COE 301 - Computer Organization

The Performance Perspective

- * Recall, performance is determined by:
 - ♦ Instruction count
 - ♦ Clock cycles per instruction (CPI)
 - ♦ Clock cycle time



- Processor design will affect
 - ♦ Clock cycles per instruction
 - ♦ Clock cycle time
- Single cycle datapath and control design:
 - ♦ Advantage: One clock cycle per instruction
 - ♦ Disadvantage: long cycle time

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 3

Designing a Processor: Step-by-Step

- Analyze instruction set => datapath requirements
 - ♦ The meaning of each instruction is given by the register transfers
 - ♦ Datapath must include storage elements for ISA registers
 - ♦ Datapath must support each register transfer
- Select datapath components and clocking methodology
- Assemble datapath meeting the requirements
- Analyze implementation of each instruction
 - ♦ Determine the setting of control signals for register transfer
- Assemble the control logic

Single Cycle Processor Design

COE 301 - Computer Organization

Review of MIPS Instruction Formats

- ❖ All instructions are 32-bit wide
- Three instruction formats: R-type, I-type, and J-type



- ♦ Op6: 6-bit opcode of the instruction
- ♦ Rs⁵, Rt⁵, Rd⁵: 5-bit source and destination register numbers
- ♦ sa⁵: 5-bit shift amount used by shift instructions
- → immediate¹⁶: 16-bit immediate value or address offset
- → immediate²⁶: 26-bit target address of the jump instruction

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 5

MIPS Subset of Instructions

- Only a subset of the MIPS instructions are considered
 - ♦ ALU instructions (R-type): add, sub, and, or, xor, slt
 - ♦ Immediate instructions (I-type): addi, slti, andi, ori, xori
 - ♦ Load and Store (I-type): Iw, sw
 - ♦ Branch (I-type): beq, bne
- This subset does not include all the integer instructions
- But sufficient to illustrate design of datapath and control
- Concepts used to implement the MIPS subset are used to construct a broad spectrum of computers

Single Cycle Processor Design

COE 301 - Computer Organization

Details of the MIPS Subset

Instruction		Meaning	Format					
add	rd, rs, rt	addition	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x20
sub	rd, rs, rt	subtraction	$op^6 = 0$	rs ⁵	rt ⁵	rd⁵	rd ⁵ 0 0x22	
and	rd, rs, rt	bitwise and	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x24
or	rd, rs, rt	bitwise or	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x25
xor	rd, rs, rt	exclusive or	$op^6 = 0$	rs ⁵	rt ⁵	rd⁵	0	0x26
slt	rd, rs, rt	set on less than	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x2a
addi	rt, rs, im ¹⁶	add immediate	80x0	rs ⁵	rt ⁵	im ¹⁶		
slti	rt, rs, im ¹⁶	slt immediate	0x0a	rs ⁵	rt ⁵	im ¹⁶		
andi	rt, rs, im ¹⁶	and immediate	0x0c	rs ⁵	rt ⁵	im ¹⁶		
ori	rt, rs, im ¹⁶	or immediate	0x0d	rs ⁵	rt ⁵	im ¹⁶		
xori	rt, im ¹⁶	xor immediate	0x0e	rs ⁵	rt ⁵	im ¹⁶		
lw	rt, im ¹⁶ (rs)	load word	0x23	rs ⁵	rt ⁵	im ¹⁶		
SW	rt, im ¹⁶ (rs)	store word	0x2b	rs ⁵	rt ⁵	im ¹⁶		
beq	rs, rt, im ¹⁶	branch if equal	0x04	rs ⁵	rt ⁵	im ¹⁶		
bne	rs, rt, im ¹⁶	branch not equal	0x05	rs ⁵	rt ⁵	im ¹⁶		
j	im ²⁶	jump	0x02	·	•	im ²⁶		

COE 301 - Computer Organization

Register Transfer Level (RTL)

- * RTL is a description of data flow between registers
- RTL gives a meaning to the instructions
- All instructions are fetched from memory at address PC

Instruction RTL Description

```
ADD
                 Reg(Rd) \leftarrow Reg(Rs) + Reg(Rt);
                                                                          PC \leftarrow PC + 4
                 Reg(Rd) \leftarrow Reg(Rs) - Reg(Rt);
                                                                          PC \leftarrow PC + 4
SUB
                 Reg(Rt) \leftarrow Reg(Rs) \mid zero\_ext(Im16);
                                                                          PC \leftarrow PC + 4
ORI
                 Reg(Rt) \leftarrow MEM[Reg(Rs) + sign\_ext(Im16)]; \quad PC \leftarrow PC + 4
LW
                                                                          PC \leftarrow PC + 4
SW
                 MEM[Reg(Rs) + sign\_ext(Im16)] \leftarrow Reg(Rt);
BEQ
                 if (Reg(Rs) == Reg(Rt))
                       PC \leftarrow PC + 4 + 4 \times sign\_extend(Im16)
                 else PC \leftarrow PC + 4
```

Single Cycle Processor Design

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 8

Instructions are Executed in Steps

❖ R-type Fetch instruction: Instruction ← MEM[PC]

Fetch operands: $data1 \leftarrow Reg(Rs)$, $data2 \leftarrow Reg(Rt)$ Execute operation: $ALU_result \leftarrow func(data1, data2)$

Write ALU result: Reg(Rd) ← ALU_result

Next PC address: $PC \leftarrow PC + 4$

❖ I-type Fetch instruction: Instruction ← MEM[PC]

Fetch operands: data1 ← Reg(Rs), data2 ← Extend(imm16)

 $\label{eq:local_equation} \textbf{Execute operation:} \quad \textbf{ALU_result} \leftarrow op(\text{data1}, \text{data2})$

Write ALU result: Reg(Rt) ← ALU_result

Next PC address: $PC \leftarrow PC + 4$

♦ BEQ Fetch instruction: Instruction ← MEM[PC]

Fetch operands: $data1 \leftarrow Reg(Rs)$, $data2 \leftarrow Reg(Rt)$ Equality: $zero \leftarrow subtract(data1, data2)$

Branch: if (zero) $PC \leftarrow PC + 4 + 4xsign_ext(imm16)$

else $PC \leftarrow PC + 4$

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 9

Instruction Execution - cont'd

♦ LW Fetch instruction: Instruction ← MEM[PC]

Fetch base register: base $\leftarrow Reg(Rs)$

Calculate address: address ← base + sign_extend(imm16)

Read memory: $data \leftarrow MEM[address]$ Write register Rt: $Reg(Rt) \leftarrow data$ Next PC address: $PC \leftarrow PC + 4$

❖ SW Fetch instruction: Instruction ← MEM[PC]

Fetch registers: base \leftarrow Reg(Rs), data \leftarrow Reg(Rt)
Calculate address: address \leftarrow base + sign_extend(imm16)

Write memory: $MEM[address] \leftarrow data$

Next PC address: $PC \leftarrow PC + 4$

concatenation

❖ Jump Fetch instruction: Instruction ← MEM[PC]

Target PC address: target ← PC[31:28] || Imm26 || '00'

Jump: PC ← target

Single Cycle Processor Design

COE 301 - Computer Organization

Requirements of the Instruction Set

- Memory
 - ♦ Instruction memory where instructions are stored
 - ♦ Data memory where data is stored
- Registers
 - → 31 x 32-bit general purpose registers, R0 is always zero
 - ♦ Read source register Rs
 - ♦ Read source register Rt
 - ♦ Write destination register Rt or Rd
- Program counter PC register and Adder to increment PC
- Sign and Zero extender for immediate constant
- ALU for executing instructions

Single Cycle Processor Design

COE 301 - Computer Organization


© Muhamed Mudawar – slide 11


Next ...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Single Cycle Processor Design

COE 301 - Computer Organization





MIPS Register File

- ❖ Register File consists of 32 x 32-bit registers
 - ♦ BusA and BusB: 32-bit output busses for reading 2 registers
 - → BusW: 32-bit input bus for writing a register when RegWrite is 1
 - ♦ Two registers read and one written in a cycle
- * Registers are selected by:
 - ♦ RA selects register to be read on BusA
 - ♦ RB selects register to be read on BusB
 - ♦ RW selects the register to be written
- Clock input
 - ♦ The clock input is used ONLY during write operation
 - ♦ During read, register file behaves as a combinational logic block
 - RA or RB valid => BusA or BusB valid after access time

Single Cycle Processor Design


COE 301 - Computer Organization


© Muhamed Mudawar – slide 15


32

Register

File








Details of the Shifter

- Implemented with multiplexers and wiring
- ❖ Shift Operation can be: SLL, SRL, SRA, or ROR
- Input Data is extended to 63 bits according to Shift Op
- ❖ The 63 bits are shifted right according to S₄S₃S₂S₁S₀



Details of the Shifter - cont'd

- Input data is extended from 32 to 63 bits as follows:
 - \Rightarrow If shift op = SRL then ext data[62:0] = 0³¹ || data[31:0]
 - \Rightarrow If shift op = SRA then ext_data[62:0] = data[31]³¹ || data[31:0]
 - ♦ If shift op = ROR then ext_data[62:0] = data[30:0] || data[31:0]
 - \Rightarrow If shift op = SLL then ext_data[62:0] = data[31:0] $\parallel 0^{31}$
- ❖ For SRL, the 32-bit input data is zero-extended to 63 bits
- For SRA, the 32-bit input data is sign-extended to 63 bits
- ❖ For ROR, 31-bit extension = lower 31 bits of data
- Then, shift right according to the shift amount
- As the extended data is shifted right, the upper bits will be: 0 (SRL), sign-bit (SRA), or lower bits of data (ROR)

Single Cycle Processor Design

COE 301 - Computer Organization

Implementing Shift Left Logical

- The wiring of the above shifter dictates a right shift
- However, we can convert a left shift into a right shift
- ❖ For SLL, 31 zeros are appended to the right of data
 - → To shift left by 0 is equivalent to shifting right by 31
 - → To shift left by 1 is equivalent to shifting right by 30
 - ♦ To shift left by 31 is equivalent to shifting right by 0
 - ♦ Therefore, for SLL use the 1's complement of the shift amount
- ❖ ROL is equivalent to ROR if we use (32 rotate amount)
- ❖ ROL by 10 bits is equivalent to ROR by (32–10) = 22 bits
- Therefore, software can convert ROL to ROR

Single Cycle Processor Design

COE 301 - Computer Organization


© Muhamed Mudawar – slide 21


Instruction and Data Memories

- Instruction memory needs only provide read access
 - ♦ Because datapath does not write instructions
 - ♦ Behaves as combinational logic for read
 - ♦ Address selects Instruction after access time
- Data Memory is used for load and store
 - ♦ MemRead: enables output on Data_out
 - Address selects the word to put on Data_out
 - ♦ MemWrite: enables writing of Data_in
 - Address selects the memory word to be written
 - The Clock synchronizes the write operation
- Separate instruction and data memories
 - ♦ Later, we will replace them with caches

Single Cycle Processor Design

COE 301 - Computer Organization







- Clocks are needed in a sequential logic to decide when a state element (register) should be updated
- To ensure correctness, a clocking methodology defines when data can be written and read
- Combinational logic

 rising edge

 falling edge


 Single Cycle Processor Design

 COE 301 Computer Organization
- We assume edgetriggered clocking
- All state changes occur on the same clock edge
- Data must be valid and stable before arrival of clock edge
- Edge-triggered clocking allows a register to be read and written during same clock cycle

© Muhamed Mudawar – slide 23

Determining the Clock Cycle

With edge-triggered clocking, the clock cycle must be long enough to accommodate the path from one register through the combinational logic to another register



- T_{clk-q}: clock to output delay through register
- T_{max_comb}: longest delay through combinational logic
- T_s: setup time that input to a register must be stable before arrival of clock edge
- T_h: hold time that input to a register must hold after arrival of clock edge
- Hold time (T_h) is normally satisfied since T_{clk-q} > T_h

Single Cycle Processor Design COE 301 – Computer Organization © Muhamed Mudawar – slide 24

Clock Skew

- Clock skew arises because the clock signal uses different paths with slightly different delays to reach state elements
- Clock skew is the difference in absolute time between when two storage elements see a clock edge
- With a clock skew, the clock cycle time is increased

$$T_{cycle} \ge T_{clk-q} + T_{max_combinational} + T_{setup} + T_{skew}$$

Clock skew is reduced by balancing the clock delays

Single Cycle Processor Design

COE 301 - Computer Organization


© Muhamed Mudawar – slide 25


Next...


- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design


Single Cycle Processor Design


COE 301 - Computer Organization





































Next ...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Single Cycle Processor Design

COE 301 - Computer Organization





Main Control Signals

Signal	Effect when '0'	Effect when '1'		
RegDst	Destination register = Rt	Destination register = Rd		
RegWrite	None	Destination register is written with the data value on BusW		
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended		
ALUSrc	Second ALU operand comes from the second register file output (BusB)	Second ALU operand comes from the extended 16-bit immediate		
MemRead	None	Data memory is read Data_out ← Memory[address]		
MemWrite	None	Data memory is written Memory[address] ← Data_in		
MemtoReg	BusW = ALU result	BusW = Data_out from Memory		
Beq, Bne	PC ← PC + 4	PC ← Branch target address If branch is taken		
J	PC ← PC + 4	PC ← Jump target address		

Single Cycle Processor Design

COE 301 – Computer Organization

© Muhamed Mudawar – slide 43


Main Control Signal Values

Ор	Reg Dst	Reg Write	Ext Op	ALU Src	Beq	Bne	J	Mem Read	Mem Write	Mem toReg
R-type	1 = Rd	1	х	0=BusB	0	0	0	0	0	0
addi	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
slti	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
andi	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
ori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
xori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
lw	0 = Rt	1	1=sign	1=lmm	0	0	0	1	0	1
sw	х	0	1=sign	1=lmm	0	0	0	0	1	х
beq	х	0	х	0=BusB	1	0	0	0	0	х
bne	х	0	х	0=BusB	0	1	0	0	0	х
j	х	0	х	х	0	0	1	0	0	х

* X is a don't care (can be 0 or 1), used to minimize logic

Single Cycle Processor Design

COE 301 - Computer Organization



ALU Control Truth Table

In	out	Output	4-bit	
Op ⁶	funct ⁶	ALUCtrl	Encoding	
R-type	add	ADD	0000	
R-type	sub	SUB	0010	
R-type	and	AND	0100	
R-type	or	OR	0101	
R-type	xor	XOR	0110	
R-type	slt	SLT	1010	
addi	Х	ADD	0000	
slti	Х	SLT	1010	
andi	Х	AND	0100	
ori	Х	OR	0101	
xori	Х	XOR	0110	
lw	Х	ADD	0000	
SW	Х	ADD	0000	
beq	Х	SUB	0010	
bne	Х	SUB	0010	
j	Х	Х	Х	

The 4-bit ALUCtrl is encoded according to the ALU implementation

Other ALU control encodings are also possible. The idea is to choose a binary encoding that will simplify the logic


Single Cycle Processor Design


COE 301 - Computer Organization

Next...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Single Cycle Processor Design COE 301 – Computer Organization © Muhamed Mudawar – slide 47





Worst Case Timing - Cont'd

- Long cycle time: long enough for Slowest instruction PC Clk-to-Q delay
 - + Instruction Memory Access Time
 - + Maximum of (

Register File Access Time,

Delay through control logic + extender + ALU mux)

- + ALU to Perform a 32-bit Add
- + Data Memory Access Time
- + Delay through MemtoReg Mux
- + Setup Time for Register File Write + Clock Skew
- Cycle time is longer than needed for other instructions
 - ♦ Therefore, single cycle processor design is not used in practice

Single Cycle Processor Design COE 301 - Computer Organization © Muhamed Mudawar - slide 50

Alternative: Multicycle Implementation

- Break instruction execution into five steps
 - ♦ Instruction fetch
 - ♦ Instruction decode, register read, target address for jump/branch
 - ♦ Execution, memory address calculation, or branch outcome
 - ♦ Memory access or ALU instruction completion
 - ♦ Load instruction completion
- One clock cycle per step (clock cycle is reduced)
 - ♦ First 2 steps are the same for all instructions

Instruction	# cycles	Instruction	# cycles	
ALU & Store	4	Branch	3	
Load	5	Jump	2	

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 51

Performance Example

- Assume the following operation times for components:
 - ♦ Instruction and data memories: 200 ps
 - ♦ ALU and adders: 180 ps
 - ♦ Decode and Register file access (read or write): 150 ps
 - → Ignore the delays in PC, mux, extender, and wires
- Which of the following would be faster and by how much?
 - ♦ Single-cycle implementation for all instructions
 - ♦ Multicycle implementation optimized for every class of instructions
- Assume the following instruction mix:
 - ♦ 40% ALU, 20% Loads, 10% stores, 20% branches, & 10% jumps

Single Cycle Processor Design

COE 301 - Computer Organization

Solution

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	200	150	180		150	680 ps
Load	200	150	180	200	150	880 ps
Store	200	150	180	200		730 ps
Branch	200	150	180 ←	 Compare a 	nd write P0	C 530 ps
Jump	200	150 ←	Decode	and write PC		350 ps

- For fixed single-cycle implementation:
 - ♦ Clock cycle = 880 ps determined by longest delay (load instruction)
- For multi-cycle implementation:
 - ♦ Clock cycle = max (200, 150, 180) = 200 ps (maximum delay at any step)
 - \Rightarrow Average CPI = $0.4 \times 4 + 0.2 \times 5 + 0.1 \times 4 + 0.2 \times 3 + 0.1 \times 2 = 3.8$
- ❖ Speedup = 880 ps / (3.8 x 200 ps) = 880 / 760 = 1.16

Single Cycle Processor Design

COE 301 - Computer Organization

© Muhamed Mudawar – slide 53

Summary

- 5 steps to design a processor
 - ♦ Analyze instruction set => datapath requirements
 - Select datapath components & establish clocking methodology
 - ♦ Assemble datapath meeting the requirements
 - ♦ Analyze implementation of each instruction to determine control signals
 - ♦ Assemble the control logic
- MIPS makes Control easier
 - ♦ Instructions are of same size
 - ♦ Source registers always in same place
 - ♦ Immediates are of same size and same location
 - ♦ Operations are always on registers/immediates
- ❖ Single cycle datapath => CPI=1, but Long Clock Cycle

Single Cycle Processor Design

COE 301 - Computer Organization