Προγραμματισμός Συστημάτων Υψηλών Επιδόσεων (ΗΥ421 / ΜΔΕ646)

Εισαγωγή στο Μοντέλο Προγραμματισμού CUDA


Heterogeneous Computing



2

Multicore CPU

Manycore GPU



C for CUDA



Philosophy: provide minimal set of extensions necessary to expose power

Function qualifiers:

```
global void my kernel() { }
device float my device func() { }
```

Variable qualifiers:

```
constant float my constant array[32];
shared float my shared array[32];
```

Execution configuration:

```
dim3 grid dim(100, 50); // 5000 thread blocks
dim3 block dim(4, 8, 8); // 256 threads per block
my kernel <<< grid dim, block dim >>> (...); // Launch kernel
```

Built-in variables and functions valid in device code:

```
dim3 gridDim; // Grid dimension
             dim3 blockDim; // Block dimension
             dim3 blockIdx; // Block index
             dim3 threadIdx; // Thread index
             void syncthreads(); // Thread synchronization
Χρήστος Δ. Αντωνόπουλος
                                © 2008 NVIDIA Corporation
18/3/2016
```

Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών, Πανεπιστήμιο Θεσσαλίας

Example: vector addition



Device Code

```
// compute vector sum c = a + b
// each thread performs one pair-wise addition
  global void vector add(float* A, float* B, float* C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
int main()
    // elided initialization code
    // Run N/256 blocks of 256 threads each
    vector add<<< N/256, 256>>>(d A, d B, d C);
```

Example: vector_addition



```
// compute vector sum c = a + b
// each thread performs one pair-wise addition
 global void vector add(float* A, float* B, float* C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
                                              Host Code
int main()
    // elided initialization code
    // launch N/256 blocks of 256 threads each
    vector add<<< N/256, 256>>>(d A, d B, d C);
```

Example: Initialization code for vector addition




```
// allocate and initialize host (CPU) memory
float *h A = ..., *h B = ...;
// allocate device (GPU) memory
float *d A *d B *d C.
cudaMalloc( (void**) &d A, N * sizeof(float));
cudaMalloc( (void**) &d B, N * sizeof(float));
cudaMalloc( (void**) &d C, N * sizeof(float));
// copy host memory to device
cudaMemcpy( d A, h A, N * sizeof(float),
  cudaMemcpyHostToDevice) );
cudaMemcpy( d B, h B, N * sizeof(float),
  cudaMemcpyHostToDevice) );
// launch N/256 blocks of 256 threads each
vector add<<<N/256, 256>>>(d_A, d_B, d_C);
```



BASIC KERNELS AND EXECUTION ON GPU

- Parallel code (kernel) is launched and executed on a device by many threads
- Launches are hierarchical
- Threads are grouped into blocks
- Blocks are grouped into grids
- Familiar serial code is written for a thread
- Each thread is free to execute a unique code path
- Built-in thread and block ID variables




Blocks of threads run on an SM




10

Streaming Processor

Streaming Multiprocessor






Whole grid runs on GPU



11

Many blocks of threads




Thread Hierarchy




- Threads launched for a parallel section are partitioned into thread blocks
- Grid = all blocks for a given launch
- Thread block is a group of threads that can:
- Synchronize their execution
- Communicate via shared memory

Memory Model







Example: Vector Addition Kernel



Device Code

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
  global void vecAdd(float* A, float* B, float*
  C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    C[i] = A[i] + B[i];
int main()
    // Run grid of N/256 blocks of 256 threads
  each
    vecAdd <<< N/256, 256>>> (d A, d B,
                                    μήμα Ηλεκτρολόγ<del>ω</del>ν Μηχανικών & Μηχανικών
                                    Υπολογιστών, Πανεπιστήμιο Θεσσαλίας
```

Example: Vector Addition Kernel

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
  global void vecAdd(float* A, float* B, float*
  C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    C[i] = A[i] + B[i];
                                          Host Code
int main()
    // Run grid of N/256 blocks of 256 threads
  each
    vecAdd <<< N/256, 256>>> (d A, d)
```

Example: Host code for vecAdd



```
// allocate and initialize host (CPU) memory
float *h_A = ..., *h_B = ...; *h_C = ...(empty)
// allocate device (GPU) memory
float *d_A, *d_B, *d_C;
cudaMalloc( (void**) &d A, N * sizeof(float));
cudaMalloc( (void**) &d B, N * sizeof(float));
cudaMalloc( (void**) &d C, N * sizeof(float));
// conv host memory to device
cudaMemcpy( d A, h A, N * sizeof(float),
  cudaMemcpyHostToDevice) );
cudaMemcpy( d B, h B, N * sizeof(float),
  cudaMemcpvHostToDevice) ):
// execute grid of N/256 blocks of 256 threads each
vecAdd<<<N/256, 256>>> (d A, d B, d C);
```

Example: Host code for vecAdd (2)



```
// execute grid of N/256 blocks of 256 threads each
vecAdd<<<N/256, 256>>>(d A, d B, d C);
// copy result back to host memory
cudaMemcpy( h C, d C, N * sizeof(float),
  cudaMemcpvDeviceToHost) :
// do something with the result...
 / free device (CPU) memory
cudaFree(d A);
cudaFree(d B);
cudaFree(d C);
```

Kernel Variations and Output



```
global void kernel(int *a)
int idx = blockldx.x*blockDim.x + threadldx.x;
a[idx] = 7;
                                                 global void kernel( int *a )
int idx = blockldx.x*blockDim.x + threadldx.x;
                                                 Output: 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3
a[idx] = blockldx.x;
global void kernel(int *a)
int idx = blockldx.x*blockDim.x + threadldx.x;
a[idx] = threadIdx.x;
                                                 Output: 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3
```

- C/C++ with some restrictions:
- Can only access GPU memory (well...)
- No variable number of arguments
- No static variables
- No dynamic polymorphism
- Must be declared with a qualifier:
- global : launched by CPU,
 - cannot be called from GPU must return void
- <u>device</u>: called from other GPU functions,
 - cannot be called by the CPU
- __host__ : can be called by CPU
- __host__ and __device__ qualifiers can be combined
- sample use: overloading operators

Memory Spaces



- CPU and GPU have separate memory spaces
- Data is moved across PCIe bus
- •Use functions to allocate/set/copy memory on GPU
- Very similar to corresponding C functions
- Pointers are just addresses
- Can't tell from the pointer value whether the address is on CPU or GPU
- Must exercise care when dereferencing:
- Dereferencing CPU pointer on GPU will likely crash
- Except on really new architectures and versions of CUDA (unified address space)
- Same for vice versa

GPU Memory Allocation / Release



- Host (CPU) manages device (GPU) memory:
- ©cudaMalloc (void ** pointer, size_t nbytes)
- cudaMemset (void * pointer, int value, size_t count)
- cudaFree (void* pointer)

```
int n = 1024;
int nbytes = 1024*sizeof(int);
int * d_a = 0;
cudaMalloc( (void**)&d_a, nbytes );
cudaMemset( d_a, 0, nbytes);
cudaFree(d_a);
```

- cudaMemcpy(void *dst, void *src, size_t nbytes, enum cudaMemcpyKind direction);
- returns after the copy is complete
- blocks CPU thread until all bytes have been copied
- doesn't start copying until previous CUDA calls complete
- enum cudaMemcpyKind
- cudaMemcpyHostToDevice
- cudaMemcpyDeviceToHost
- cudaMemcpyDeviceToDevice
- Non-blocking copies are also available



```
// walkthrough1.cu
#include <stdio.h>

int main()
{
    int dimx = 16;
    int num_bytes = dimx*sizeof(int);

int *d_a=0, *h_a=0; // device and host pointers
```



25

// walkthrough1.cu #include <stdio.h> int main() int dimx = 16; int num_bytes = dimx*sizeof(int); int *d a=0, *h a=0; // device and host pointers h a = (int*)malloc(num_bytes); cudaMalloc((void**)&d_a, num_bytes);

```
if( h_a == NULL || d_a == NULL )
{
    printf("couldn't allocate memory\n");
    return 1;
}
```

Χρήστος Δ. Αντωνόπουλος 18/3/2016 Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών, Πανεπιστήμιο Θεσσαλίας



// walkthrough1.cu #include <stdio.h>

```
int main()
  int dimx = 16;
  int num bytes = dimx*sizeof(int);
  int *d a=NULL, *h a=NULL // device and host pointers
  h a = (int*)malloc(num bytes);
  cudaMalloc((void**)&d a, num bytes);
  if(h a == NULL || d a == NULL )
     printf("couldn't allocate memory\n");
     return 1;
  cudaMemset( d a, 0, num bytes );
  // do something on the device to fill the buffer
  cudaMemcpy( h_a, d_a, num_bytes, cudaMemcpyDeviceToHost );
```

```
// walkthrough1.cu
#include <stdio.h>
int main()
  int dimx = 16;
  int num bytes = dimx*sizeof(int);
  int *d a=0, *h a=0; // device and host pointers
  h a = (int*)malloc(num bytes);
  cudaMalloc( (void**)&d a, num bytes );
  if( 0 = h a || 0 = d a ) 
     printf("couldn't allocate memory\n");
     return 1;
  cudaMemset( d a, 0, num bytes );
  //do something on the device to fill the buffer
  cudaMemcpy( h_a, d_a, num_bytes,
cudaMemcpyDeviceToHost );
```

```
for(int i=0; i<dimx; i++)
    printf("%d ", h_a[i] );
printf("\n");

free( h_a );
cudaFree( d_a );

return 0;</pre>
```

-Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών

Υπολογιστών, Πανεπιστήμιο Θεσσαλίας

Example: Shuffling Data


Χρήστος Δ. Αντωνόπουλος

18/3/2016



```
// Reorder values based on keys
// Each thread moves one element
  global void shuffle(int* prev array, int*
  new array, int* indices)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    new array[i] = prev array[indices[i]];
                                         Host Code
int main()
    // Run grid of N/256 blocks of 256 threads
  each
    shuffle<<< N/256, 256>>> (d old, d new, d ind);
```

- Threads:
- 3D IDs, unique within a block
- Blocks:
- **2D IDs, unique within a grid**
- Dimensions set at launch
- Can be unique for each grid
- Built-in variables:
- threadIdx, blockIdx
- blockDim, gridDim



Kernel with 2D Indexing



```
global__ void kernel( int *a, int dimx, int dimy )
{
  int ix = blockldx.x*blockDim.x + threadIdx.x;
  int iy = blockldx.y*blockDim.y + threadIdx.y;
  Int dimx = blockDim.x * gridDim.x;
  int idx = iy*dimx + ix;

a[idx] = a[idx]+1;
}
```

```
int main() {
                                                              int dimx = 16:
                                                              int dimy = 16;
                                                              int num bytes = dimx*dimy*sizeof(int);
                                                               int *d a=0, *h a=0; // device and host pointers
                                                                                                                         31
                                                              h a = (int*)malloc(num bytes);
                                                              cudaMalloc( (void**)&d a, num bytes );
                                                              if( 0 == h a || 0 == d a ) {
                                                                 printf("couldn't allocate memory\n");
                                                                 return 1;
                                                              cudaMemset( d_a, 0, num_bytes );
  global
            void kernel( int *a, int dimx, int dimy )
                                                              dim3 grid, block;
                                                              block.x = 4:
  int ix = blockldx.x*blockDim.x + threadldx.x;
                                                              block.y = 4;
  int iy = blockldx.y*blockDim.y + threadIdx.y;
                                                              grid.x = dimx / block.x;
  int idx = iy*dimx + ix;
                                                              grid.y = dimy / block.y;
  a[idx] = a[idx]+1;
                                                              kernel<<<grid, block>>>( d_a, dimx, dimy );
                                                              cudaMemcpy( h a, d a, num bytes, cudaMemcpyDeviceToHost );
                                                              for(int row=0; row<dimy; row++) {
                                                                 for(int col=0; col<dimx; col++)
                                                                   printf("%d", h a[row*dimx+col]);
                                                                 printf("\n");
                                                              free(ha);
                                                              cudaFree( d a );
                                                  © 2008 NVIDIA Corporation 0;
Χρήστος Δ. Αντωνόπουλος
                                                                               Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών
18/3/2016
                                                                               Υπολογιστών, Πανεπιστήμιο Θεσσαλίας
```

Blocks must be independent



32

- Any possible interleaving of blocks should be valid
- presumed to run to completion without pre-emption
- can run in any order
- can run concurrently OR sequentially
- Blocks may coordinate but not synchronize
- shared queue pointer: OK
- shared lock: **BAD** ... can easily deadlock

Independence requirement gives scalability


A Simple Running Example Matrix Multiplication



- •A simple matrix multiplication example that illustrates the basic features of memory and thread management in CUDA programs
- Leave shared memory usage until later
- Local, register usage
- Thread ID usage
- •Memory data transfer API between host and device
- Assume square matrix for simplicity


Programming Model: Square Matrix Multiplication Example


- •P = M * N of size
 WIDTH x WIDTH
- •Without tiling:
- One thread calculates one element of P
- •M and N are loaded WIDTH times from global memory



Memory Layout of a Matrix in C







Step 1: Matrix Multiplication A Simple Host Version in C



36

```
// Matrix multiplication on the (CPU) host in double precision
void MatrixMulOnHost(float* M, float* N, float* P, int Width)
                                                                                   k
  for (int i = 0; i < Width; ++i)
     for (int j = 0; j < Width; ++j) {
        double sum = 0;
        for (int k = 0; k < Width; ++k) {
          double a = M[i * width + k];
          double b = N[k * width + j];
          sum += a * b;
        P[i * Width + j] = sum;
```

Χρήστος Δ. Αντωνόπουλος 18/3/2016

Υπολογιστών, Πανεπιστήμιο Θεσσαλίας

Step 2: Input Matrix Data Transfer (Host-side Code)



37

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
 int size = Width * Width * sizeof(float);
  float* Md, Nd, Pd;
  // 1. Allocate and Load M, N to device memory
  cudaMalloc(&Md, size);
  cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
  cudaMalloc(&Nd, size);
  cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
  // Allocate P on the device
  cudaMalloc(&Pd, size);
```

Step 3: Output Matrix Data Transfer (Host-side Code)



2. // Kernel invocation code – to be shown later ...

```
    // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
    // Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);
```


Step 4: Kernel Function

```
// Matrix multiplication kernel – per thread code
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
{
    // Pvalue is used to store the element of the matrix
    // that is computed by the thread
    float Pvalue = 0;
```

Step 4: Kernel Function (cont.)



```
for (int k = 0; k < Width; ++k) {
   float Melement = Md[threadIdx.y*Width+k];
   float Nelement = Nd[k*Width+threadIdx.x];
   Pvalue += Melement * Nelement;
Pd[threadIdx.y*Width+threadIdx.x] = Pvalue;
```



tv

k

Step 5: Kernel Invocation (Host-side Code)




// Setup the execution configuration
dim3 dimGrid(1, 1);
dim3 dimBlock(Width, Width);

// Launch the device computation threads! MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);

Only One Thread Block Used



- One Block of threads compute matrix Pd
- Each thread computes one element of Pd
- Each thread
- Loads a row of matrix Md
- Loads a column of matrix Nd
- Perform one multiply and addition for each pair of Md and Nd elements
- Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



Md Pd

Step 7: Handling Arbitrary Sized Square Matrices (will cover later)



• Have each 2D thread block to compute


a (TILE_WIDTH)2 sub-matrix (tile) of the

result matrix

Each has (TILE_WIDTH)² threads

Generate a 2D Grid of (WIDTH/TILE WIDTH)² blocks

> You still need to put a loop around the kernel call for cases where WIDTH/TILE_WIDTH is greater than max grid size (64K)!



Nd

Χρήστος Δ. Αντωνόπουλος 18/3/2016

USEFUL INFORMATION ON TOOLS



45

- NVIDIA provides a CUDA-C compiler
 - nvcc
- NVCC compiles device code then forwards code on to the host compiler (e.g. g++)
- Can be used to compile & link host only applications

Example 1: Hello World



46

```
int main() {
   printf("Hello World!\n");
   return 0;
}
```

- 1. Build and run the hello world code
- Modify Makefile to use nvcc instead of g++
- 3. Rebuild and run



CUDA Example 1: Hello World



47

```
__global___ void mykernel(void) {
  int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
}
```

- 1. Add kernel and kernel launch to main.cu
- 2. Try to build



CUDA Example 1: Build Considerations



48

Build failed

Nvcc only parses .cu files for CUDA

- Fixes:
 - Rename main.cc to main.cu

OR

- nvcc –x cu
 - Treat all input files as .cu files

- 1. Rename main.cc to main.cu
- 2. Rebuild and Run



Hello World! with Device Code



```
__global__ void mykernel(void) {
}
int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
}
```

Output:

- \$ nvcc main.cu
 \$./a.out
 Hello World!
- mykernel (does nothing, somewhat anticlimactic!)




Developer Tools - Debuggers



50





https://developer.nvidia.com/debugging-solutions



Compiler Flags



51

Remember there are two compilers being used

- NVCC: Device code
- Host Compiler: C/C++ code

NVCC supports some host compiler flags

- If flag is unsupported, use –Xcompiler to forward to host
 - e.g. –Xcompiler –fopenmp

Debugging Flags

- g: Include host debugging symbols
- G: Include device debugging symbols
- -lineinfo: Include line information



CUDA-MEMCHECK



52

Memory debugging tool

No recompilation necessary%> cuda-memcheck ./exe

Can detect the following errors

- Memory leaks
- Memory errors (OOB, misaligned access, illegal instruction, etc)
- Race conditions
- Illegal Barriers
- Uninitialized Memory

For line numbers use the following compiler flags:

- Xcompiler -rdynamic -lineinfo

http://docs.nvidia.com/cuda/cuda-memcheck



Example 2: CUDA-MEMCHECK



Instructions:

- Build & Run Example 2
 Output should be the numbers 0-9
 Do you get the correct results?
- 2. Run with cuda-memcheck %> cuda-memcheck ./a.out
- 3. Add nvcc flags "-Xcompiler -rdynamic lineinfo"
- 4. Rebuild & Run with cuda-memcheck
- 5. Fix the illegal write

http://docs.nvidia.com/cuda/cuda-memcheck



CUDA-GDB



cuda-gdb is an extension of GDB

Provides seamless debugging of CUDA and CPU code

- Works on Linux and Macintosh
 - For a Windows debugger use NSIGHT Visual Studio Edition

http://docs.nvidia.com/cuda/cuda-gdb



Example 3: cuda-gdb



Instructions:

Run exercise 3 in cuda-gdb
 %> cuda-gdb --args ./a.out

2. Run a few cuda-gdb commands:

```
(cuda-qdb) b main
                              //set break point at main
                             //run application
(cuda-qdb)
                              //print line context
(cuda-qdb) 1
                                   //break at kernel foo
(cuda-qdb) b foo
(cuda-gdb) c
                              //continue
(cuda-qdb) cuda thread
                               //print current thread
(cuda-gdb) cuda thread 10 //switch to thread 10
(cuda-gdb) cuda block
                              //print current block
                              //switch to block 1
(cuda-qdb) cuda block 1
(cuda-gdb) d
                              //delete all break points
(cuda-qdb) set cuda memcheck on
                                    //turn on cuda
memcheck
(cuda-gdb) r
                              //run from the beginning
```


3. Fix Bug


http://docs.nvidia.com/cuda/cuda-gdb



Developer Tools - Profilers







https://developer.nvidia.com/performance-analysis-tools



NVPROF



57

Command Line Profiler

- Compute time in each kernel
- Compute memory transfer time
- Collect metrics and events
- Support complex process hierarchy's
- Collect profiles for NVIDIA Visual Profiler
- No need to recompile

Example 4: nvprof




- Collect profile information for the matrix add example
 - %> nvprof ./a.out
- 2. How much faster is add_v2 than add_v1?
- 3. View available metrics%> nvprof --query-metrics
- 4. View global load/store efficiency%> nvprof --metricsgld_efficiency,gst_efficiency ./a.out
- 5. Store a timeline to load in NVVP%> nvprof –o profile.timeline ./a.out
- 6. Store analysis metrics to load in NVVP
 %> nvprof —o profile.metrics --analysismetrics ./a.out






59


Timeline




Guided System



Analysis





Example 4: NVVP

Instructions:

1. Import nvprof profile into NVVP

Launch nvvp

Click File/ Import/ Nvprof/ Next/ Single process/

Next / Browse

Select profile.timeline

Add Metrics to timeline

Click on 2nd Browse

Select profile.metrics

Click Finish

2. Explore Timeline

Control + mouse drag in timeline to zoom in

Control + mouse drag in measure bar (on top) to


measure time



Example 4: NVVP

Instructions:

- 1. Click on a kernel
- 2. On Analysis tab click on the unguided analysis
- 3.



2. Click Analyze All

Explore metrics and properties
What differences do you see between the two kernels?

Note:

If kernel order is non-deterministic you can only load the timeline or the metrics but not both.

If you load just metrics the timeline looks odd but metrics are correct.



Example 4: NVVP




Let's now generate the same data within NVVP

Instructions:

1. Click File / New Session / Browse

Select Example 4/a.o ☐ Analysis ☎ Click Next / Finish



Click on a kernel
 Select Unguided Analysis
 Click Analyze All



NVTX



63


- Our current tools only profile API calls on the host
 - What if we want to understand better what the host is doing?
- The NVTX library allows us to annotate profiles with ranges
 - Add: #include <nvToolsExt.h>
 - Link with: -InvToolsExt
- Mark the start of a range
 - nvtxRangePushA("description");
- Mark the end of a range
 - nvtxRangePop();
- Ranges are allowed to overlap

http://devblogs.nvidia.com/parallelforall/cuda-pro-tip-generate-custom-application-profile-timelines-nvtx/



NVTX Profile





NSIGHT



65

CUDA enabled Integrated Development Environment

- Source code editor: syntax highlighting, code refactoring, etc
- Build Manger
- Visual Debugger
- Visual Profiler

Linux/Macintosh

- Editor = Eclipse
- Debugger = cuda-gdb with a visual wrapper
- Profiler = NVVP

Windows

- Integrates directly into Visual Studio
- Profiler is NSIGHT VSE



Example 4: NSIGHT



Let's import an existing Makefile project into NSIGHT

Instructions:

- Run nsight
 Select default workspace
- Click File / New / Makefile Project With Existing CodeTest
- 3. Enter Project Name and select the Example15 directory
- 4. Click Finish
- Right Click On Project / Properties / Run Settings / New / C++ Application
- **6.** Browse for Example 4/a.out
- In Project Explorer double click on main.cu and explore source
- 8. Click on the build icon
- 9. Click on the run icon
- **10**. Click on the profile icon

66

Profiler Summary




67

Many profile tools are available

- NVIDIA Provided
 - NVPROF: Command Line
 - NVVP: Visual profiler
 - NSIGHT: IDE (Visual Studio and Eclipse)
- 3rd Party
 - $-\mathsf{TAU}$
 - VAMPIR




68





69



- Profile the code, find the hotspot(s)
- Focus your attention where it will give the most benefit



Applications

Libraries

Compiler Directives

Programming Languages




71


Timeline




Guided System



Analysis





Bottleneck Analysis



Don't assume an optimization was wrong

Verify if it was wrong with the profiler

129 GB/s 84 GB/s



		Ļ	
gpuTranspose_kernel(int, int, float const *, float*)			
	Start		547.303 ms (5
	End		547.716 ms (5
	Duration		413.872 μs
	Grid Size		[64,64,1]
	Block Size		[32,32,1]
	Registers/Thread		10
	Shared Memory/Block		4 KiB
∇	Efficiency		
	Global Load Efficiency		100%
	Global Store Efficiency		100%
	Shared Efficiency	٨	5.9%
	Warp Execution Efficiency		100%
	Non-Predicated Warp Execution Efficien		97.1%
∇	Occupancy		
	Achieved		86.7%
	Theoretical		100%
Φ.	Shared Memory Configuration		
	Shared Memory Requested		48 KiB
	Shared Memory Executed		48 KiB

Shared Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each shared memory load and store has proper alignment and access pattern.

Optimization: Select each entry below to open the source code to a shared load or store within the kernel with an inefficient alignment or access pattern. For each access pattern of the memory access.

▼ Line / File main.cu - /home/jluitjens/code/CudaHandsOn/Example19


Shared Load Transactions/Access = 16, Ideal Transactions/Access = 1 [2097152 transactions for 131072 total executions]




Performance Analysis



gp	uTranspose_kernel(int, int, float con	ıst	*, flo	oat ^s
	Start		770.0)67
	End		770.3	324
	Duration		256.7	714
	Grid Size		[64,6	54,1
	Block Size		[32,3	32,1
	Registers/Thread		10	
	Shared Memory/Block		4.125	5 Kil
~	Efficiency			
	Global Load Efficiency		100%	ó
	Global Store Efficiency		100%	ó
	Shared Efficiency	▲	50%	
	Warp Execution Efficiency		100%	ó
	Non-Predicated Warp Execution Efficien		97.19	6
~	Occupancy			
	Achieved		87.79	6
	Theoretical		100%	ó
~	Shared Memory Configuration			
	Shared Memory Requested		48 Ki	В
	Shared Memory Executed		48 Ki	В



84 GB/s = 137 GB/s



- •Results of floating-point computations will slightly differ on some GPUs because of:
 - Different compiler outputs, instruction sets
 - Use of extended precision for intermediate results
- There are various options to force strict single precision on the host



ATOMICS

The Problem



- How do you do global communication?
- Finish a grid and start a new one

- Finish a kernel and start a new one
- All writes from all threads complete before a kernel finishes
- If kernel invocations are synchronous.
- This is not the case with Fermi and later!

Global Communication



78

• Would need to decompose kernels into before and after parts



- Or, write to a predefined memory location
- Race condition! Updates can be lost



- What is the value of a in thread 0?
- What is the value of a in thread 1917?



- Thread 0 could have finished execution before 1917 started
- Or the other way around
- Or both are executing at the same time



32

• Answer: not defined by the programming model, can be arbitrary

Atomics



CUDA provides atomic operations to deal with this problem

Atomics



84

An atomic operation guarantees that only a single thread has access to a piece of memory while an operation completes

- The name atomic comes from the fact that it is uninterruptable
- No dropped data, but ordering is still arbitrary
- Different types of atomic instructions
- @atomic{Add, Sub, Exch, Min, Max, Inc, Dec,
 CAS, And, Or, Xor}
- More types in Fermi and later

Example: Histogram



85

// Determine frequency of colors in a picture // colors have already been converted into ints // Each thread looks at one pixel and increments // a counter atomically global void histogram(int* color, int* buckets) int i = threadIdx.x + blockDim.x * blockIdx.x; int c = colors[i]; atomicAdd(&buckets[c], 1);

Example: Workqueue



```
// For algorithms where the amount of work per
                                                    86
      item
    // is highly non-uniform, it often makes sense for
    // to continuously grab work from a queue
    global
    void workq(int* work q, int* q counter,
                int* output, int queue max)
    {
      int i = threadIdx.x
             + blockDim.x * blockIdx.x;
      int q index =
        atomicInc(q counter, queue max);
      int result = do work(work q[q index]);
Χρήστος Δ. Αντωρομέρυτ[i] = result;
```

18/3/2016

Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών, Πανεπιστήμιο Θεσσαλίας

- Atomics are slower than normal load/store
- You can have the whole machine queuing on a single location in memory
- Atomics unavailable on older (really old now) architectures!

Atomics



- atomicAdd returns the previous value at a certain
 address
- Useful for grabbing variable amounts of data from a list

Example: Global Min/Max (Naive)



```
// If you require the maximum across all threads
                                               89
// in a grid, you could do it with a single global
  maximum value, but it will be VERY slow
global
void global max(int* values, int* gl max)
{
  int i = threadIdx.x
         + blockDim.x * blockIdx.x;
  int val = values[i];
  atomicMax(gl max,val);
```

Example: Global Min/Max (Better)

```
// introduce intermediate maximum results, so that 90
// most threads do not try to update the global
  max
global
void global max(int* values, int* max,
                  int *reg max,
                  int num regions)
  // i and val as before ...
  int region = i % num regions;
  if(atomicMax(&reg max[region],val) <</pre>
  val)
```

Global Min/Max



- Single value causes serial bottleneck
- Create hierarchy of values for more parallelism
- Performance will still be slow, so use judiciously
- See next lecture for even better version!

Summary



92

Can't use normal load/store for inter-thread communication because of race conditions

- Use atomic instructions for sparse and/or unpredictable global communication
- See next lectures for shared memory and scan for other communication patterns
- Decompose data (very limited use of single global sum/max/min/etc.) for more parallelism

SM EXECUTION & DIVERGENCE

How an SM executes threads



- Overview of how a Stream Multiprocessor works
- SIMT Execution
- Divergence

Scheduling Blocks onto SMs



Streaming Multiprocessor



Thread Block 5


Thread Block 27

Thread Block 61

Thread Block 2001


- HW Schedules thread blocks onto available SMs
- No guarantee of ordering among thread blocks
- HW will schedule thread blocks as soon as a previous thread

block finishes



- A warp = 32 threads launched together
- Usually, execute together as well


- 97
- Each thread block is mapped to one or more warps
- The hardware schedules each warp independently



Thread Scheduling Example



- SM implements zero-overhead warp scheduling
- At any time, only one of the warps is executed by SM *
- Warps whose next instruction has its inputs ready for consumption are eligible for execution
- Eligible Warps are selected for execution on a prioritized scheduling policy
- All threads in a warp execute the same instruction when selected







What happens if you have the following code?

```
if (foo(threadIdx.x))
  do A();
else
  do B();
```



100





From Fung et al. MICRO '07




Nested branches are handled as well

```
if (foo(threadIdx.x))
  if (bar (threadIdx.x))
    do A();
  else
    do B();
else
  do C();
```

Χρήστος Δ. Αντωνόπουλος

18/3/2016







- You don't have to worry about divergence for correctness (*)
- You might have to think about it for performance
- Depends on your branch conditions



104


Performance drops off with the degree of divergence

```
switch(threadIdx.x % N)
{
    case 0:
        ...
    case 1:
        ...
}
```

Divergence



105



Divergence

Χρήστος Δ. Αντωνόπουλος 18/3/2016

© 2008 NVIDIA Corporation

Τμήμα Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών, Πανεπιστήμιο Θεσσα<u>λίας</u>