

Tema 2

Bucur Dan-Alexandru (243/2)

&

Timar Cosmin (243/1)







Conform cerintelor temei 2 cat si a laboratorului 1.3

(https://webspace.ulbsibiu.ro/adrian.florea/html/simulatoare/L03_Extinderea_Simplescalar.pdf)

Am avut de implemtat parametrizarile date:

1. (-contor:LD 0/1) cu acesta vom afla cate instructiuni cu referire la memorie avem din categoria load cat si store. (done)

Folosindu-ne de fiserele bpred.c, bpred.h si sim-bpred.c ale simulatorului sim-bpred am putut crea simulatorul lv-pred, copiind aceste componente si redenumindu-le de asemenea la lvpred.c, lvpred.h, sim-lvpred.c.

	sim-lvpred.o	162,2 KiB	Yesterday at 18:40
	sim-lvpred.c	19,1 KiB	13.03.2023 at 10:39
	sim-lvpred	475,2 KiB	Yesterday at 18:40
	lvpred.o	46,1 KiB	Yesterday at 18:40
	lvpred.h	12,8 KiB	06.03.2023 at 15:49
	lvpred.c	32,0 KiB	06.03.2023 at 15:49

De asemenea am editat fisierele copiate si redumite adaugand optiunea de contor:

```
< > C sim-lvpred.c x
... Lab2 > C sim-lvpred.c
159      "      GAp      : 1, W, M (M > 2^W), 0\n"
160      "      PAg      : N, W, 2^W, 0\n"
161      "      PAp      : N, W, M (M == 2^(N+W)), 0\n"
162      "      gshare    : 1, W, 2^W, 1\n"
163      " Predictor `comb' combines a bimodal and a 2-level predictor.\n"
164      );
165
166      /* instruction limit */
167      opt_reg_uint(oddb, "-max:inst", "maximum number of inst's to execute",
168      >>          &max_insts, /* default */0,
169      >>          /* print */TRUE, /* format */NULL);
170      >>
171      opt_reg_uint(oddb, "-contor:LD", "contor LD",
172      >>          &opt_load, /* default */0,
173      >>          /* print */TRUE, /* format */NULL);
174
```

```

< > C sim-lvpred.c x
... Lab2 > C sim-lvpred.c
293
294 /* register simulator-specific statistics */
295 void
296 sim_reg_stats(struct stat_sdb_t *sdb)
297 {
298     stat_reg_counter(sdb, "sim_num_insn",
299     > >     "total number of instructions executed",
300     > >     &sim_num_insn, sim_num_insn, NULL);
301     > >
302     stat_reg_counter(sdb, "sim_num_refs",
303     > >     "total number of loads and stores executed",
304     > >     &sim_num_refs, 0, NULL);
305     > >
306     stat_reg_counter(sdb, "contor_loads",
307     > >     "total number of loads",
308     > >     &contor_loads, 0, NULL);
309     > >
310     stat_reg_counter(sdb, "contor_stores",
311     > >     "total number of stores",
312     > >     &contor_stores, 0, NULL);
313     > >
314     stat_reg_int(sdb, "sim_elapsed_time",
315     > >     "total simulation time in seconds",
316     > >     &sim_elapsed_time, 0, NULL);
317     stat_reg_formula(sdb, "sim_inst_rate",
318     > >     "simulation speed (in insts/sec)",
319     > >     "sim_num_insn / sim_elapsed_time", NULL);
320
321     stat_reg_counter(sdb, "sim_num_branches",
322     > >     "total number of branches executed",
323     > >     &sim_num_branches, /* initial value */0, /* format */NULL);
324     stat_reg_formula(sdb, "sim_IPB",
325     > >     "instruction per branch",
326     > >     "sim_num_insn / sim_num_branches", /* format */NULL);
327

```

```

< > C sim-lvpred.c x
... Lab2 > C sim-lvpred.c
295 void
296 sim_reg_stats(struct stat_sdb_t *sdb)
297 {
298     stat_reg_counter(sdb, "sim_num_insn",
299     >>     "total number of instructions executed",
300     >>     &sim_num_insn, sim_num_insn, NULL);
301     >>
302     stat_reg_counter(sdb, "sim_num_refs",
303     >>     "total number of loads and stores executed",
304     >>     &sim_num_refs, 0, NULL);
305     >>
306     stat_reg_counter(sdb, "contor_loads",
307     >>     "total number of loads",
308     >>     &contor_loads, 0, NULL);
309     >>
310     stat_reg_counter(sdb, "contor_stores",
311     >>     "total number of stores",
312     >>     &contor_stores, 0, NULL);
313     >>
314     stat_reg_int(sdb, "sim_elapsed_time",
315     >>     "total simulation time in seconds",
316     >>     &sim_elapsed_time, 0, NULL);
317     stat_reg_formula(sdb, "sim_inst_rate",
318     >>     "simulation speed (in insts/sec)",
319     >>     "sim_num_insn / sim_elapsed_time", NULL);
320
321     stat_reg_counter(sdb, "sim_num_branches",
322     >>     "total number of branches executed",
323     >>     &sim_num_branches, /* initial value */0, /* format */NULL);
324     stat_reg_formula(sdb, "sim_IPB",
325     >>     "instruction per branch",
326     >>     "sim_num_insn / sim_num_branches", /* format */NULL);
327
328     /* register predictor stats */
329     if (pred)
330         bpred_reg_stats(pred, sdb);
331     if (opt_load==1)
332     >>     stat_reg_counter(sdb, "contor_loads",
333     >>     >>     "total number of loads",
334     >>     >>     &contor_loads, 0, NULL);
335     >>
336     else
337     >>     stat_reg_counter(sdb, "contor_stores",
338     >>     >>     "total number of stores",
339     >>     >>     &contor_stores, 0, NULL);
340
341 }
342

```

```

> C sim-lvpred.c x
Lab2 > C sim-lvpred.c
    >>      &contor_stores, 0, NULL);
}

/* initialize the simucontor_loadslator */
void
sim_init(void)
{
    sim_num_refs = 0;
    contor_loads = 0;
    contor_stores = 0;

    /* allocate and initialize register file */
    regs_init(&regs);

    /* allocate and initialize memory space */
    mem = mem_create("mem");
    mem_init(mem);
}

/* local machine state accessor */
static char *err_str = NULL; /* err str, NULL for no err */
bpred_mstate_obj(FILE *stream, /* output stream */
                  char *cmd, /* optional command string */
                  struct regs_t *regs, /* register to access */
                  struct mem_t *mem) /* memory to access */
{
    /* just dump intermediate stats */
    sim_print_stats(stream);

    /* no error */
    return NULL;
}

```

```

> C sim-lvpred.c x
Lab2 > C sim-lvpred.c
8
9  /* branch predictor */
10 static struct bpred_t *pred;
11
12 /* track number of insn and refs */
13 static counter_t sim_num_refs = 0;
14 static counter_t contor_stores = 0;
15 static counter_t contor_loads = 0;

```

```

< > C sim-lvpred.c x
... Lab2 > C sim-lvpred.c
565     >>     case OP: >> >> >> >> >> >> >> >> \
566         SYMCAT(OP, _IMPL); >> >> >> >> >> \
567         break;
568     #define DEFLINK(OP, MSK, NAME, MASK, SHIFT) >> >> >> >> \
569         case OP: >> >> >> >> >> >> >> \
570             panic("attempted to execute a linking opcode");
571     #define CONNECT(OP)
572     #define DECLARE_FAULT(Fault) >> >> >> >> >> \
573     { fault = (Fault); break; }
574     #include "machine.def"
575     >>     default:
576     >>         panic("attempted to execute a bogus opcode");
577     >>     }
578     >>     if (MD_OP_FLAGS(op) & F_LOAD)
579     >>         contor_loads++;
580     >>     if (MD_OP_FLAGS(op) & F_STORE)
581     >>         contor_stores++;
582
583     >>     if (fault != md_fault_none)
584     >>         fatal("fault (%d) detected @ 0x%08p", fault, regs.reg_PC);
585
586     >>     if (MD_OP_FLAGS(op) & F_MEM)
587     >>     {
588     >>         sim_num_refs++;
589     >>         if (MD_OP_FLAGS(op) & F_STORE)
590     >>             is_write = TRUE;
591     >>     }
592
593     >>     if (MD_OP_FLAGS(op) & F_CTRL)
594     >>     {
595     >>         md_addr_t pred_PC;
596     >>         struct bpred_update_t update_rec;
597
598     >>         sim_num_branches++;
599

```

urma compilarii putem rula simulatorul lv-pred:

```
Lab2: bash — Konsole
File Edit View Bookmarks Plugins Settings Help

ded-qualifiers]
147 | _fatal(__FILE__, __FUNCTION__, __LINE__, fmt, ## args)
    | ^^^^^^^^^^^^^^^^^
resource.c:120:5: note: in expansion of macro 'fatal'
120 |     fatal("out of virtual memory");
    |     ^^^^^
misc.h:150:26: note: expected 'char *' but argument is of type 'const char *'
150 | _fatal(char *file, char *func, int line, char *fmt, ...)
    |                   ^^^^^^
gcc -o ./sysprobe -fdebug -DDEBUG -O0 -g -Wall -c ptrace.c
In file included from ptrace.c:74:
ptrace.c: In function 'ptrace_open':
misc.h:160:20: warning: passing argument 2 of '_panic' discards 'const' qualifier from pointer target type [-Wdiscar
ded-qualifiers]
160 | _panic(__FILE__, __FUNCTION__, __LINE__, fmt, ## args)
    | ^^^^^^^^^^^^^^^^^
ptrace.c:104:9: note: in expansion of macro 'panic'
104 |     panic("cannot parse pipetrace range, use: {<start>}:{<end>}");
    |     ^^^^^
misc.h:163:26: note: expected 'char *' but argument is of type 'const char *'
163 | _panic(char *file, char *func, int line, char *fmt, ...)
    |                   ^^^^^^
misc.h:147:20: warning: passing argument 2 of '_fatal' discards 'const' qualifier from pointer target type [-Wdiscar
ded-qualifiers]
147 | _fatal(__FILE__, __FUNCTION__, __LINE__, fmt, ## args)
    | ^^^^^^^^^^^^^^^^^
ptrace.c:111:9: note: in expansion of macro 'fatal'
111 |     fatal("cannot parse pipetrace range, use: {<start>}:{<end>}");
    |     ^^^^^
misc.h:150:26: note: expected 'char *' but argument is of type 'const char *'
150 | _fatal(char *file, char *func, int line, char *fmt, ...)
    |                   ^^^^^^
misc.h:147:20: warning: passing argument 2 of '_fatal' discards 'const' qualifier from pointer target type [-Wdiscar
ded-qualifiers]
147 | _fatal(__FILE__, __FUNCTION__, __LINE__, fmt, ## args)
    | ^^^^^^^^^^^^^^^^^
ptrace.c:116:5: note: in expansion of macro 'fatal'
116 |     fatal("range endpoints are not of the same type");
    |     ^^^^^
misc.h:150:26: note: expected 'char *' but argument is of type 'const char *'
150 | _fatal(char *file, char *func, int line, char *fmt, ...)
    |                   ^^^^^^
misc.h:147:20: warning: passing argument 2 of '_fatal' discards 'const' qualifier from pointer target type [-Wdiscar
ded-qualifiers]
147 | _fatal(__FILE__, __FUNCTION__, __LINE__, fmt, ## args)
    | ^^^^^^^^^^^^^^^^^
ptrace.c:127:9: note: in expansion of macro 'fatal'
127 |     fatal("cannot open pipetrace output file '%s'", fname);
    |     ^^^^^
misc.h:150:26: note: expected 'char *' but argument is of type 'const char *'
150 | _fatal(char *file, char *func, int line, char *fmt, ...)
    |                   ^^^^^^
gcc -o sim-outorder ./sysprobe -fdebug -DDEBUG -O0 -g -Wall sim-outorder.o cache.o bpred.o resource.o ptrace.o ma
in.o syscall.o memory.o regs.o loader.o endian.o dlite.o symbol.o eval.o options.o stats.o eio.o range.o misc.o mach
ine.o libexio/libexio.a ./sysprobe -libs -lm
my work is done here...
bellum@bellum-PC:~/Desktop/ABLab/Lab2$
```

```
bellum@bellum-PC:~/Desktop/ABLab/Lab2$ ./sim-lvpred -contor:LD 10 -redir:sim applu__simout.res -redir:prog applu__p
rogout.res -max:inst 5000000 -bpred 2lev -bpred:2lev 1 256 8 0 applu.ss < applu.in
```

Comanda: ./sim-lvpred -contor:LD 10 -redir:sim applu__simout.res -redir:prog
applu__progout.res -max:inst 5000000 -bpred 2lev -bpred:2lev 1 256 8 0 applu.ss <
applu.in

Iar rezultatul este:

```
< > s.sh x sim-lvpred.c x 3.sh x applu_simout.res x
... Lab2 > applu_simout.res
38      X (yes-1/no-0) xor history and address for 2nd level index
39      Sample predictors:
40      GAg      : 1, W, 2^W, 0
41      GAp      : 1, W, M (M > 2^W), 0
42      PAg      : N, W, 2^W, 0
43      PAp      : N, W, M (M == 2^(N+W)), 0
44      gshare   : 1, W, 2^W, 1
45      Predictor `comb' combines a bimodal and a 2-level predictor.
46
47
48
49      sim: ** starting functional simulation w/ predictors **
50      warning: syscall: sigvec ignored
51      warning: syscall: sigvec ignored
52      warning: syscall: sigvec ignored
53      warning: syscall: sigvec ignored
54      warning: syscall: sigvec ignored
55      warning: syscall: sigvec ignored
56
57      sim: ** simulation statistics **
58      sim_num_insn      5000000 # total number of instructions executed
59      sim_num_refs      868598 # total number of loads and stores executed
60      contor_loads      765056 # total number of loads
61      contor_stores     103542 # total number of stores
62      sim_elapsed_time  1 # total simulation time in seconds
63      sim_inst_rate     5000000.0000 # simulation speed (in insts/sec)
64      sim_num_branches  93537 # total number of branches executed
65      sim_IPB           53.4548 # instruction per branch
66      bpred_2lev.lookups 93537 # total number of bpred lookups
67      bpred_2lev.updates 93537 # total number of updates
68      bpred_2lev.addr_hits 88339 # total number of address-predicted hits
69      bpred_2lev.dir_hits 88721 # total number of direction-predicted hits (includes addr-hits)
70      bpred_2lev.misses  4816 # total number of misses
71      bpred_2lev.jr_hits  8113 # total number of address-predicted hits for JR's
72      bpred_2lev.jr_seen  8153 # total number of JR's seen
73      bpred_2lev.jr_non_ras_hits.PP 379 # total number of address-predicted hits for non-RAS JR's
74      bpred_2lev.jr_non_ras_seen.PP 411 # total number of non-RAS JR's seen
75      bpred_2lev.bpred_addr_rate 0.9444 # branch address-prediction rate (i.e., addr-hits/updates)
76      bpred_2lev.bpred_dir_rate  0.9485 # branch direction-prediction rate (i.e., all-hits/updates)
77      bpred_2lev.bpred_jr_rate  0.9951 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
78      bpred_2lev.bpred_jr_non_ras_rate.PP 0.9221 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
79      bpred_2lev.retstack_pushes 7745 # total number of address pushed onto ret-addr stack
80      bpred_2lev.retstack_pops  7742 # total number of address popped off of ret-addr stack
81      bpred_2lev.used_ras.PP     7742 # total number of RAS predictions used
82      bpred_2lev.ras_hits.PP     7734 # total number of RAS hits
83      bpred_2lev.ras_rate.PP     0.9990 # RAS prediction rate (i.e., RAS hits/used RAS)
84      contor_stores             103542 # total number of stores
85
86
```

2. (-history n) cu acesta vom calcula si afisa primele n numere prime, unde n reprezinta paramentru dat de utilizator. (done)

```
> s.sh x C sim-lvpred.c x > 3.sh x applu_simout.res x
Lab2 > C sim-lvpred.c
);

/* instruction limit */
opt_reg_uint(oddb, "-max:inst", "maximum number of inst's to exe
»      &max_insts, /* default */0,
»      /* print */TRUE, /* format */NULL);
»
opt_reg_uint(oddb, "-contor:LD", "contor LD",
»      &opt_load, /* default */0,
»      /* print */TRUE, /* format */NULL);

opt_reg_uint(oddb, "-history", "history",
»      &nr_prime, /* default */0,
»      /* print */TRUE, /* format */NULL);
```

```
< > s.sh x C sim-lvpred.c x > 3.sh x applu_simout.res
... Lab2 > C sim-lvpred.c
171 opt_reg_uint(oddb, "-contor:LD", "contor LD",
172 »      &opt_load, /* default */0,
173 »      /* print */TRUE, /* format */NULL);
174
175 opt_reg_uint(oddb, "-history", "history",
176 »      &nr_prime, /* default */0,
177 »      /* print */TRUE, /* format */NULL);
178
```



```
< > s.sh x C sim-lvpred.c x > 3.sh x applu_simout.res x
... Lab2 > C sim-lvpred.c
505
506
507
508 /* set up initial default next PC */
509 regs.reg_NPC = regs.reg_PC + sizeof(md_inst_t);
510
511 /* check for DLite debugger entry condition */
512 if (dlite_check_break(regs.reg_PC, /* no access */0, /* addr */0, 0, 0))
513     dlite_main(regs.reg_PC - sizeof(md_inst_t), regs.reg_PC,
514 >>         sim_num_insn, &regs, mem);
515
516 //-----
517 >> int count = 0, num = 2;
518
519 printf("Primele n nr prime: ");
520
521 while (count < nr_prime) {
522     int is_prime = 1;
523     for (int i = 2; i * i <= num; i++) {
524         if (num % i == 0) {
525             is_prime = 0;
526             break;
527         }
528     }
529     if (is_prime) {
530         printf("%d ", num);
531         count++;
532     }
533     num++;
534 }
535 //-----
```

Comanda data a fost:

```
./sim-lvpred -history 10 -redir:sim applu__simout.res -redir:prog applu__prohout.res -
max:inst 5000000 -bpred 2lev -bpred:2lev 1 256 8 0 applu.ss < applu.in
```

Iar rezultatul:

```
Primele n nr prime: bellum@bellum-PC:~/Desktop/ABLab/Lab2$ ./sim-lvpred -history 10 -redir:sim applu__simout.res -re
dir:prog applu__prohout.res -max:inst 5000000 -bpred 2lev -bpred:2lev 1 256 8 0 applu.ss < applu.in
Primele n nr prime: 2 3 5 7 11 13 17 19 23 29 bellum@bellum-PC:~/Desktop/ABLab/Lab2$
```

3. Adaugarea unor optiuni de masurare a gradelor de localitate din benchmark-uri. (not done yet...)

De asemenea e de mentionat ca makefile-ul necesar compilari a fost de asemenea modificat ca sa corespunda compilarii lui lv-pred

```
< > Makefile x
... Lab2 > Makefile
014
015
016 #####
017 #
018 # YOU SHOULD NOT NEED TO MODIFY ANYTHING BELOW THIS COMMENT
019 #
020 #####
021
022 #
023 # complete flags
024 #
025 CFLAGS = $(MFLAGS) $(FFLAGS) $(OFLAGS) $(BINUTILS_INC) $(BINUTILS_LIB)
026
027 #
028 # all the sources
029 #
030 SRCS =» main.c sim-fast.c sim-safe.c sim-cache.c sim-profile.c \
031 >> sim-eio.c sim-bpred.c sim-lvpred.c sim-cheetah.c sim-outorder.c \
032 >> memory.c regs.c cache.c bpred.c lvpred.c ptrace.c eventq.c \
033 >> resource.c endian.c dlite.c symbol.c eval.c options.c range.c \
034 >> eio.c stats.c endian.c misc.c \
035 >> target-pisa/pisa.c target-pisa/loader.c target-pisa/syscall.c \
036 >> target-pisa/symbol.c \
037 >> target-alpha/alpha.c target-alpha/loader.c target-alpha/syscall.c \
038 >> target-alpha/symbol.c
039
```

```
>>
>> PROGS = sim-fast$(EEXT) sim-safe$(EEXT) sim-eio$(EEXT) \
>> sim-lvpred$(EEXT) sim-profile$(EEXT) \
>> sim-cheetah$(EEXT) sim-cache$(EEXT) sim-outorder$(EEXT)
```

```
sim-lvpred$(EEXT):» sysprobe$(EEXT) sim-lvpred.$(OEXT) lvpred.$(OEXT) $(OBSJ) libexo/libexo.$(LEXT)
>> $(CC) -o sim-lvpred$(EEXT) $(CFLAGS) sim-lvpred.$(OEXT) lvpred.$(OEXT) $(OBSJ) libexo/libexo.$(LEXT) $(MLIBS)
>>
```

```
cd tests $(CS) \
$(MAKE) "MAKE=$(MAKE)" "RM=$(RM)" "ENDIAN=$(ENDIAN)" tests \
>> "DIFF=$(DIFF)" "SIM_DIR=.." "SIM_BIN=sim-lvpred$(EEXT)" \
>> "X=$(X)" "CS=$(CS)" $(CS) \
```

```
main.$(OEXT): host.h misc.h machine.h machine.def endian.h version.h dlite.h
main.$(OEXT): regs.h memory.h options.h stats.h eval.h loader.h sim.h
sim-fast.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-fast.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h sim.h
sim-safe.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-safe.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h sim.h
sim-cache.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-cache.$(OEXT): options.h stats.h eval.h cache.h loader.h syscall.h
sim-cache.$(OEXT): dlite.h sim.h
sim-profile.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-profile.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h
sim-profile.$(OEXT): symbol.h sim.h
sim-eio.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-eio.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h eio.h
sim-eio.$(OEXT): range.h sim.h
sim-bpred.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-bpred.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h
sim-bpred.$(OEXT): bpred.h sim.h
sim-lvpred.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-lvpred.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h
sim-lvpred.$(OEXT): lvpred.h sim.h
sim-cheetah.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-cheetah.$(OEXT): options.h stats.h eval.h loader.h syscall.h dlite.h
sim-cheetah.$(OEXT): libcheetah/libcheetah.h sim.h
sim-outorder.$(OEXT): host.h misc.h machine.h machine.def regs.h memory.h
sim-outorder.$(OEXT): options.h stats.h eval.h cache.h loader.h syscall.h
sim-outorder.$(OEXT): lvpred.h resource.h bitmap.h ptrace.h range.h dlite.h
```