

# Intel® MAX® 10 FPGA Device Datasheet



M10-DATASHEET | 2018.06.29
Latest document on the web: PDF | HTML



# **Contents**

el® MAX® 10 FPGA Device Datasheet	3
Electrical CharacteristicsOperating Conditions	
Operating Conditions	
Switching Characteristics	2!
Core Performance Specifications	20
Periphery Performance Specifications	3!
Configuration Specifications	
JTAG Timing Parameters	58
Remote System Upgrade Circuitry Timing Specifications	59
User Watchdog Internal Circuitry Timing Specifications	59
Uncompressed Raw Binary File (.rbf) Sizes	59
Internal Configuration Time	60
Internal Configuration Timing Parameter	6
I/O Timing	6
Programmable IOE Delay	62
Programmable IOE Delay On Row Pins	
Programmable IOE Delay for Column Pins	63
Glossary	64
Document Revision History for the Intel MAX 10 FPGA Device Datasheet	60



# Intel® MAX® 10 FPGA Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel  $MAX^{(i)}$  10 devices.

#### Table 1. Intel MAX 10 Device Grades and Speed Grades Supported

Device Grade	Speed Grade Supported
Commercial	• -C7 • -C8 (slowest)
Industrial	<ul><li>-I6 (fastest)</li><li>-I7</li></ul>
Automotive	<ul><li>-A6</li><li>-A7</li></ul>

#### Note:

The –I6 and –A6 speed grades of the Intel MAX 10 FPGA devices are not available by default in the Intel Quartus<sup>®</sup> Prime software. Contact your local Intel sales representatives for support.

#### **Related Information**

Device Ordering Information, Intel MAX 10 FPGA Device Overview

Provides more information about the densities and packages of devices in the Intel MAX 10.

### **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Intel MAX 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



# **Operating Conditions**

Intel MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel MAX 10 devices, you must consider the operating requirements described in this section.

### **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Intel MAX 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

#### Caution:

Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

#### **Single Supply Devices Absolute Maximum Ratings**

#### Table 2. Absolute Maximum Ratings for Intel MAX 10 Single Supply Devices

Symbol	Parameter	Min	Max	Unit
V <sub>CC_ONE</sub>	Supply voltage for core and periphery through on-die voltage regulator	-0.5	3.9	V
V <sub>CCIO</sub>	Supply voltage for input and output buffers	-0.5	3.9	V
V <sub>CCA</sub>	Supply voltage for phase-locked loop (PLL) regulator and analog-to-digital converter (ADC) block (analog)	-0.5	3.9	V

### **Dual Supply Devices Absolute Maximum Ratings**

Table 3. Absolute Maximum Ratings for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Min	Max	Unit		
V <sub>CC</sub>	Supply voltage for core and periphery	-0.5	1.63	V		
V <sub>CCIO</sub>	Supply voltage for input and output buffers	-0.5	3.9	V		
V <sub>CCA</sub>	Supply voltage for PLL regulator (analog)	-0.5	3.41	V		
	contin					

#### M10-DATASHEET | 2018.06.29



Symbol	Parameter	Min	Max	Unit
V <sub>CCD_PLL</sub>	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	-0.5	3.41	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	-0.5	1.63	V

#### **Absolute Maximum Ratings**

#### Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

Symbol	Parameter	Min	Max	Unit
V <sub>I</sub>	DC input voltage	-0.5	4.12	V
I <sub>OUT</sub>	DC output current per pin	-25	25	mA
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Operating junction temperature	-40	125	°C

### **Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame**

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for  $\sim$ 11.7% over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
		continued



Condition (V)	Overshoot Duration as % of High Time	Unit
4.32	2.6	%
4.37	1.6	%
4.42	1.0	%
4.47	0.6	%
4.52	0.3	%
4.57	0.2	%

### **Recommended Operating Conditions**

This section lists the functional operation limits for the AC and DC parameters for Intel MAX 10 devices. The tables list the steady-state voltage values expected from Intel MAX 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

#### Single Supply Devices Power Supplies Recommended Operating Conditions

Table 6. Power Supplies Recommended Operating Conditions for Intel MAX 10 Single Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>CC_ONE</sub> <sup>(1)</sup>	Supply voltage for core and periphery through on- die voltage regulator	_	2.85/3.135	3.0/3.3	3.15/3.465	V
V <sub>CCIO</sub> <sup>(2)</sup>	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
					•	continued

 $<sup>^{(1)}</sup>$   $V_{CCA}$  must be connected to  $V_{CC\ ONE}$  through a filter.

 $<sup>^{(2)}</sup>$   $V_{CCIO}$  for all I/O banks must be powered up during user mode because  $V_{CCIO}$  I/O banks are used for the ADC and I/O functionalities.

#### Intel® MAX® 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> (1)	Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

### **Dual Supply Devices Power Supplies Recommended Operating Conditions**

Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage for core and periphery	_	1.15	1.2	1.25	V
V <sub>CCIO</sub> (3)	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(4)</sup>	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> <sup>(5)</sup>	Supply voltage for PLL regulator (digital)	_	1.15	1.2	1.25	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	_	2.375	2.5	2.625	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	_	1.15	1.2	1.25	V

 $<sup>^{(3)}</sup>$  V<sub>CCIO</sub> for all I/O banks must be powered up during user mode because V<sub>CCIO</sub> I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All  $V_{CCA}$  pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

 $<sup>^{(5)}</sup>$   $V_{CCD\_PLL}$  must always be connected to  $V_{CC}$  through a decoupling capacitor and ferrite bead.



#### **Recommended Operating Conditions**

#### Table 8. Recommended Operating Conditions for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
VI	DC input voltage	_	-0.5	3.6	V
Vo	Output voltage for I/O pins	_	0	V <sub>CCIO</sub>	V
T <sub>J</sub>	Operating junction temperature	Commercial	0	85	°C
		Industrial	-40(6)	100	°C
		Automotive	-40(6)	125	°C
t <sub>RAMP</sub>	Power supply ramp time	_	(7)	10	ms
I <sub>Diode</sub>	Magnitude of DC current across PCI* clamp diode when enabled	-	_	10	mA

# **Programming/Erasure Specifications**

### Table 9. Programming/Erasure Specifications for Intel MAX 10 Devices

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

Erase and reprogram cycles (E/P) <sup>(8)</sup> (Cycles/page)	Temperature (°C)	Data retention duration (Years)
10,000	85	20
10,000	100	10

<sup>(6) –40°</sup>C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

 $<sup>^{(7)}</sup>$  There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200  $\mu$ s.

<sup>(8)</sup> The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each Intel MAX 10 device. Each Intel MAX 10 device has multiple flash pages per device.



#### **DC Characteristics**

#### **Supply Current and Power Consumption**

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

#### **Related Information**

- Early Power Estimator User Guide
   Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook
  Provides more information about power estimation tools.

#### I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all  $V_{\text{CCIO}}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

 $10 \mu A$  I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.

Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

Table 10. I/O Pin Leakage Current for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
II	Input pin leakage current	V <sub>I</sub> = 0 V to V <sub>CCIOMAX</sub>	-10	10	μΑ
I <sub>OZ</sub>	Tristated I/O pin leakage current	V <sub>O</sub> = 0 V to V <sub>CCIOMAX</sub>	-10	10	μΑ



ADC\_VREF Pin Leakage Current for Intel MAX 10 Devices Table 11.

Symbol	Parameter	Condition	Min	Max	Unit
I <sub>adc_vref</sub>	ADC_VREF pin leakage current	Single supply mode	_	10	μΑ
		Dual supply mode	_	20	μΑ

#### **Bus Hold Parameters**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

**Bus Hold Parameters for Intel MAX 10 Devices** Table 12.

Parameter	Condition	V <sub>CCIO</sub> (V)								Unit				
		1.	.2	1.5		1.8		2.5		3.0		3.3		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold low, sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μΑ
Bus-hold high, sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μΑ
Bus-hold low, overdrive current	0 V < V <sub>IN</sub> <	_	125	_	175	_	200	_	300	_	500	_	500	μΑ
Bus-hold high, overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μA
Bus-hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V



### **Series OCT without Calibration Specifications**

#### Table 13. Series OCT without Calibration Specifications for Intel MAX 10 Devices

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

Description	V <sub>CCIO</sub> (V)	Resistance	Tolerance	Unit
		-C7, -I6, -I7, -A6, -A7	-C8	
Series OCT without calibration	3.00	±35	±30	%
	2.50	±35	±30	%
	1.80	±40	±35	%
	1.50	±40	±40	%
	1.35	±40	±50	%
	1.20	±45	±60	%

### **Series OCT with Calibration at Device Power-Up Specifications**

#### Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Description	V <sub>CCIO</sub> (V)	Calibration Accuracy	Unit
Series OCT with calibration at device power-up	3.00	±12	%
	2.50	±12	%
	1.80	±12	%
	1.50	±12	%
	1.35	±12	%
	1.20	±12	%

### **OCT Variation after Calibration at Device Power-Up**

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.



#### Table 15. OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices

This table lists the change percentage of the OCT resistance with voltage and temperature.

Description	Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
OCT variation after calibration at device power-up	3.00	0.25	-0.027
	2.50	0.245	-0.04
	1.80	0.242	-0.079
	1.50	0.235	-0.125
	1.35	0.229	-0.16
	1.20	0.197	-0.208

Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$$
 
$$\Delta R_T = (T_2 - T_1) \times dR/dT$$
 For  $\Delta R_X < 0$ ;  $MF_X = 1/(|\Delta R_X|/100 + 1)$  For  $\Delta R_X > 0$ ;  $MF_X = \Delta R_X/100 + 1$  
$$MF = MF_V \times MF_T$$
 
$$R_{final} = R_{initial} \times MF$$

The definitions for equation are as follows:

- $\bullet$  T<sub>1</sub> is the initial temperature.
- T<sub>2</sub> is the final temperature.
- MF is multiplication factor.
- R<sub>initial</sub> is initial resistance.
- R<sub>final</sub> is final resistance.

#### Intel® MAX® 10 FPGA Device Datasheet

#### M10-DATASHEET | 2018.06.29



- Subscript x refers to both V and T.
- ΔR<sub>V</sub> is variation of resistance with voltage.
- ΔR<sub>T</sub> is variation of resistance with temperature.
- dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- V<sub>1</sub> is the initial voltage.
- V<sub>2</sub> is final voltage.

The following figure shows the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

#### Figure 2. Example for OCT Resistance Calculation after Calibration at Device Power-Up

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.027 = -4.05$$

$$\Delta R_T = (85 - 25) \times 0.25 = 15$$

Because  $\Delta R_V$  is negative,

$$MF_V = 1/(4.05/100 + 1) = 0.961$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15/100 + 1 = 1.15$$

$$MF = 0.961 \times 1.15 = 1.105$$

$$R_{final} = 50 \times 1.105 = 55.25\Omega$$



### **Pin Capacitance**

Table 16. Pin Capacitance for Intel MAX 10 Devices

Symbol	Parameter	Maximum	Unit
C <sub>IOB</sub>	Input capacitance on bottom I/O pins	8	pF
C <sub>IOLRT</sub>	Input capacitance on left/right/top I/O pins	7	pF
C <sub>LVDSB</sub>	Input capacitance on bottom I/O pins with dedicated LVDS output <sup>(9)</sup>	8	pF
C <sub>ADCL</sub>	Input capacitance on left I/O pins with ADC input (10)	9	pF
C <sub>VREFLRT</sub>	Input capacitance on left/right/top dual purpose $\rm V_{REF}$ pin when used as $\rm V_{REF}$ or user I/O pin $^{(11)}$	48	pF
C <sub>VREFB</sub>	Input capacitance on bottom dual purpose $V_{\text{REF}}$ pin when used as $V_{\text{REF}}$ or user I/O pin	50	pF
C <sub>CLKB</sub>	Input capacitance on bottom dual purpose clock input pins (12)	7	pF
C <sub>CLKLRT</sub>	Input capacitance on left/right/top dual purpose clock input pins (12)	6	pF

#### **Internal Weak Pull-Up Resistor**

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

<sup>(9)</sup> Dedicated LVDS output buffer is only available at bottom I/O banks.

<sup>(10)</sup> ADC pins are only available at left I/O banks.

When  $V_{REF}$  pin is used as regular input or output,  $F_{max}$  performance is reduced due to higher pin capacitance. Using the  $V_{REF}$  pin capacitance specification from device datasheet, perform SI analysis on your board setup to determine the  $F_{max}$  of your system.

<sup>(12) 10</sup>M40 and 10M50 devices have dual purpose clock input pins at top/bottom I/O banks.



#### Table 17. Internal Weak Pull-Up Resistor for Intel MAX 10 Devices

Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R_ <sub>PU</sub>	Value of I/O pin (dedicated and dual-purpose)	$V_{CCIO} = 3.3 V \pm 5\%$	7	12	34	kΩ
	pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$	8	13	37	kΩ
		V <sub>CCIO</sub> = 2.5 V ± 5%	10	15	46	kΩ
		V <sub>CCIO</sub> = 1.8 V ± 5%	16	25	75	kΩ
		V <sub>CCIO</sub> = 1.5 V ± 5%	20	36	106	kΩ
		V <sub>CCIO</sub> = 1.2 V ± 5%	33	82	179	kΩ

# **Hot-Socketing Specifications**

#### Table 18. Hot-Socketing Specifications for Intel MAX 10 Devices

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μΑ
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA <sup>(13)</sup>

### **Hysteresis Specifications for Schmitt Trigger Input**

Intel MAX 10 devices support Schmitt trigger input on all I/O pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

<sup>(13)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is I/O pin capacitance and dv/dt is the slew rate.



# Table 19. Hysteresis Specifications for Schmitt Trigger Input for Intel MAX 10 Devices

Symbol	Parameter	Condition	Minimum	Unit
V <sub>HYS</sub>	Hysteresis for Schmitt trigger input	V <sub>CCIO</sub> = 3.3 V	180	mV
		V <sub>CCIO</sub> = 2.5 V	150	mV
		V <sub>CCIO</sub> = 1.8 V	120	mV
		V <sub>CCIO</sub> = 1.5 V	110	mV



Figure 3. LVTTL/LVCMOS Input Standard Voltage Diagram







Figure 4. **Schmitt Trigger Input Standard Voltage Diagram** 



# I/O Standards Specifications

Tables in this section list input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Intel MAX 10 devices.

For minimum voltage values, use the minimum  $V_{\text{CCIO}}$  values. For maximum voltage values, use the maximum  $V_{\text{CCIO}}$  values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



### **Single-Ended I/O Standards Specifications**

# Table 20. Single-Ended I/O Standards Specifications for Intel MAX 10 Devices

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>IL</sub>	(V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min		
3.3 V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
3.0 V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V LVTTL and LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	0.4	2	1	-1
1.8 V LVTTL and LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	2.25	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
3.3 V Schmitt Trigger	3.135	3.3	3.465	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	_	_	_	_
2.5 V Schmitt Trigger	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	_	_	_	_
1.8 V Schmitt Trigger	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	_	_	_	_
1.5 V Schmitt Trigger	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	_	_	_	_
3.0 V PCI	2.85	3	3.15	_	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5



# Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel MAX 10 Devices

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V) <sup>(14)</sup>	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>
SSTL-135 Class I, II	1.283	1.35	1.45	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> (15)	0.52 × V <sub>CCIO</sub>	_	0.5 × V <sub>CCIO</sub>	_
				0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> (16)	0.53 × V <sub>CCIO</sub>			
HSUL-12	1.14	1.2	1.3	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	_	_	_

 $<sup>^{(14)}</sup>$  V $_{TT}$  of transmitting device must track V $_{REF}$  of the receiving device.

 $<sup>^{(15)}</sup>$  Value shown refers to DC input reference voltage,  $V_{REF(DC)}$ .

 $<sup>^{(16)}</sup>$  Value shown refers to AC input reference voltage,  $V_{REF(AC)}$ .



### Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

### Table 22. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel MAX 10 Devices

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL-15 Class I specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard	V <sub>IL(D</sub>	(V)	V <sub>IH(DC</sub>	c) (V)	V <sub>IL(A</sub>	<sub>C)</sub> (V)	V <sub>IH(AC</sub>	c) (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
SSTL-2 Class I	_	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	_	_	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	_	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	_	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	_	_	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	_	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.4	-16.4
SSTL-18 Class I	_	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	_	_	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	_	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	_	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	_	_	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	_	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	_	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	_	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
SSTL-135	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	_	_	V <sub>REF</sub> - 0.16	V <sub>REF</sub> + 0.16	_	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	_	_
HSTL-18 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	16	-16



I/O Standard	V <sub>IL(D0</sub>	c) (V)	V <sub>IH(D</sub>	<sub>C)</sub> (V)	V <sub>IL(AC</sub>	<sub>C)</sub> (V)	V <sub>IH(A</sub>	<sub>C)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	-0.24	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.24	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	-0.24	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.24	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	14	-14
HSUL-12	_	V <sub>REF</sub> - 0.13	V <sub>REF</sub> + 0.13	_	_	V <sub>REF</sub> – 0.22	V <sub>REF</sub> + 0.22	_	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	_	_

### **Differential SSTL I/O Standards Specifications**

Differential SSTL requires a V<sub>REF</sub> input.

Table 23. Differential SSTL I/O Standards Specifications for Intel MAX 10 Devices

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>Swing(</sub>	<sub>DC)</sub> (V)		V <sub>X(AC)</sub> (V)		V <sub>Swing(</sub>	<sub>AC)</sub> (V)
	Min	Тур	Max	Min	Max <sup>(17)</sup>	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.2	_	V <sub>CCIO</sub> / 2+ 0.2	0.7	V <sub>CCIO</sub>
SSTL-18 Class I, II	1.7	1.8	1.9	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.175	-	V <sub>CCIO</sub> / 2+ 0.175	0.5	V <sub>CCIO</sub>
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	V <sub>CCIO</sub> /2 - 0.15	-	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )
SSTL-135	1.283	1.35	1.45	0.18	_	V <sub>REF</sub> - 0.135	0.5 × V <sub>CCIO</sub>	V <sub>REF</sub> + 0.135	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )

### **Differential HSTL and HSUL I/O Standards Specifications**

Differential HSTL requires a V<sub>REF</sub> input.

The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).



Table 24. Differential HSTL and HSUL I/O Standards Specifications for Intel MAX 10 Devices

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>DIF(D</sub>	c) (V)		<b>V</b> <sub>X(AC)</sub> <b>(V)</b>			V <sub>CM(DC)</sub> (V)		V <sub>DIF(AC)</sub> (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	_	0.95	0.85	_	0.95	0.4
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	0.48 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.52 × V <sub>CCIO</sub>	0.48 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.52 × V <sub>CCIO</sub>	0.3
HSUL-12	1.14	1.2	1.3	0.26	_	0.5 × V <sub>CCIO</sub> - 0.12	0.5 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> + 0.12	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>	0.44

### **Differential I/O Standards Specifications**

Table 25. Differential I/O Standards Specifications for Intel MAX 10 Devices

I/O Standard	,	V <sub>CCIO</sub> (V)		V <sub>ID</sub> (	mV)		V <sub>ICM</sub> (V) (18)		V <sub>OD</sub>	(mV) <sup>(19</sup>	)(20)	V	os (V) (1	<b>9</b> )
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL (21)	2.375	2.5	2.625	100	_	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.8						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVDS	2.375	2.5	2.625	100	_	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.8	247	_	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.8						

 $^{(18)}$  V<sub>IN</sub> range: 0 V  $\leq$  V<sub>IN</sub>  $\leq$  1.85 V.

<sup>(19)</sup>  $R_L$  range:  $90 \le R_L \le 110 \Omega$ .

 $^{(20)}$  Low  $V_{OD}$  setting is only supported for RSDS standard.

(21) LVPECL input standard is only supported at clock input. Output standard is not supported.



I/O Standard	,	V <sub>CCIO</sub> (V)		V <sub>ID</sub> (	mV)		V <sub>ICM</sub> (V) (18)		V <sub>OD</sub>	(mV) (19	)(20)	v	os (V) (1	9)
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
BLVDS (22)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_
mini-LVDS (23)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1	1.2	1.4
RSDS (23)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4
TMDS <sup>(24)</sup>	2.375	2.5	2.625	100	_	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.8						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
Sub-LVDS (25)	1.71	1.8	1.89	100	_	0.55	_	1.25		(26)	•	0.8	0.9	1
SLVS	2.375	2.5	2.625	100	_	0.05	_	1.1		(26)			(27)	1
	<b>'</b>			·		<u>'</u>	·		1			•	cont	inued

#### M10-DATASHEET | 2018.06.29



I/O Standard	,	V <sub>CCIO</sub> (V)		V <sub>ID</sub> (	mV)		V <sub>ICM</sub> (V) <sup>(18)</sup>		V <sub>OD</sub>	(mV) <sup>(19</sup>	)(20)	V	os (V) (19	9)
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
HiSpi	2.375	2.5	2.625	100	_	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.8						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						

#### **Related Information**

Intel MAX 10 LVDS SERDES I/O Standards Support, Intel MAX 10 High-Speed LVDS I/O User Guide Provides the list of I/O standards supported in single supply and dual supply devices.

# **Switching Characteristics**

This section provides the performance characteristics of Intel MAX 10 core and periphery blocks.

- (24) Supported with requirement of an external level shift
- (25) Sub-LVDS input buffer is using 2.5 V differential buffer.
- (26) Differential output depends on the values of the external termination resistors.
- (27) Differential output offset voltage depends on the values of the external termination resistors.

<sup>(18)</sup>  $V_{IN}$  range:  $0 \text{ V} \le V_{IN} \le 1.85 \text{ V}$ . (19)  $R_L$  range:  $90 \le R_L \le 110 \Omega$ .

<sup>(20)</sup> Low  $V_{OD}$  setting is only supported for RSDS standard.

 $<sup>^{(22)}</sup>$  No fixed  $V_{IN}$ ,  $V_{OD}$ , and  $V_{OS}$  specifications for Bus LVDS (BLVDS). They are dependent on the system topology.

<sup>(23)</sup> Mini-LVDS, RSDS, and Point-to-Point Differential Signaling (PPDS) standards are only supported at the output pins for Intel MAX 10 devices.



# **Core Performance Specifications**

# **Clock Tree Specifications**

**Table 26.** Clock Tree Specifications for Intel MAX 10 Devices

Device			Performance			Unit
	-16	-A6, -C7	-17	-A7	-C8	
10M02	450	416	416	382	402	MHz
10M04	450	416	416	382	402	MHz
10M08	450	416	416	382	402	MHz
10M16	450	416	416	382	402	MHz
10M25	450	416	416	382	402	MHz
10M40	450	416	416	382	402	MHz
10M50	450	416	416	382	402	MHz

# **PLL Specifications**

### **Table 27. PLL Specifications for Intel MAX 10 Devices**

 $V_{\text{CCD\_PLL}}$  should always be connected to  $V_{\text{CCINT}}$  through decoupling capacitor and ferrite bead.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>IN</sub> <sup>(28)</sup>	Input clock frequency	_	5	_	472.5	MHz
f <sub>INPFD</sub>	Phase frequency detector (PFD) input frequency	_	5	_	325	MHz
						continued

<sup>(28)</sup> This parameter is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

#### Intel® MAX® 10 FPGA Device Datasheet

#### M10-DATASHEET | 2018.06.29



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>VCO</sub> <sup>(29)</sup>	PLL internal voltage-controlled oscillator (VCO) operating range	_	600	_	1300	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	_	40	_	60	%
t <sub>INJITTER_CCJ</sub> (30)	Input clock cycle-to-cycle jitter	F <sub>INPFD</sub> ≥ 100 MHz	_	_	0.15	UI
		F <sub>INPFD</sub> < 100 MHz	_	_	±750	ps
f <sub>OUT_EXT</sub> (28)	PLL output frequency for external clock output	_	_	_	472.5	MHz
f <sub>OUT</sub>	PLL output frequency to global clock	-6 speed grade	_	_	472.5	MHz
		-7 speed grade	_	-	450	MHz
		-8 speed grade	_	_	402.5	MHz
t <sub>OUTDUTY</sub>	Duty cycle for external clock output	Duty cycle set to 50%	45	50	55	%
t <sub>LOCK</sub>	Time required to lock from end of device configuration	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically	After switchover, reconfiguring any non-post-scale counters or delays, or when areset is deasserted	_	_	1	ms
t <sub>OUTJITTER_PERIOD_IO</sub>	Regular I/O period jitter	F <sub>OUT</sub> ≥ 100 MHz	_	-	650	ps
(31)		F <sub>OUT</sub> < 100 MHz	_	_	75	mUI
t <sub>OUTJITTER_CCJ_IO</sub> (31)	Regular I/O cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	_	_	650	ps
		F <sub>OUT</sub> < 100 MHz	_	_	75	mUI
				1	1	continued

The VCO frequency reported by the Intel Quartus Prime software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

<sup>(30)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.

 $<sup>^{(31)}</sup>$  Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	1	_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	_	10	_	_	ns
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chains for PLLs	_	_	3.5 (32)	_	SCANCLK cycles
f <sub>SCANCLK</sub>	scanclk frequency	_	1	_	100	MHz

### Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

Symbol	Parameter	Condition	Max	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	F <sub>OUT</sub> ≥ 100 MHz	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI
t <sub>OUTJITTER_CCJ_DEDCLK</sub> (31)	Dedicated clock output cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI

# Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Max	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	F <sub>OUT</sub> ≥ 100 MHz	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI
toutjitter_CCj_dedClk (31)	Dedicated clock output cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI

<sup>(32)</sup> With 100 MHz scanclk frequency.



# **Embedded Multiplier Specifications**

### Table 30. Embedded Multiplier Specifications for Intel MAX 10 Devices

Mode	Number of Multipliers	Power Supply Mode		Performance		Unit
			-A7		-C8	
9 × 9-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	310	260	210	MHz
18 × 18-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	265	240	190	MHz

# **Memory Block Performance Specifications**

Table 31. Memory Block Performance Specifications for Intel MAX 10 Devices

Memory	Mode	Resourc	es Used	Power Supply Mode		Performance		Unit
		LEs	M9K Memory		-16	-A6, -C7, -I7, -A7	-C8	
M9K Block	FIFO 256 × 36	47	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Single-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Simple dual-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
	CLK			Dual supply mode	330	300	250	MHz
	True dual port 512 × 18	0	1	Single supply mode	232	219	204	MHz
	single CLK			Dual supply mode	330	300	250	MHz



# **Internal Oscillator Specifications**

### Table 32. Internal Oscillator Frequencies for Intel MAX 10 Devices

You can access to the internal oscillator frequencies in this table. The duty cycle of internal oscillator is approximately 45%-55%.

Device		Frequency		Unit
	Minimum	Typical	Maximum	
10M02	55	82	116	MHz
10M04				
10M08				
10M16				
10M25				
10M40	35	52	77	MHz
10M50				

# **UFM Performance Specifications**

### Table 33. UFM Performance Specifications for Intel MAX 10 Devices

Block	Mode	Interface	Device	Device Frequency		Unit
				Minimum Maximum		
UFM	Avalon®-MM slave	Parallel <sup>(33)</sup>	10M02 <sup>(34)</sup>	3.43	7.25	MHz
			10M04, 10M08, 10M16, 10M25, 10M40, 10M50	5	116	MHz
		Serial (34)	10M02, 10M04, 10M08, 10M16, 10M25	3.43	7.25	MHz
			10M40, 10M50	2.18	4.81	MHz

<sup>(33)</sup> Clock source is derived from user, except for 10M02 device.

<sup>(34)</sup> Clock source is derived from 1/16 of the frequency of the internal oscillator.



# **ADC Performance Specifications**

### **Single Supply Devices ADC Performance Specifications**

### Table 34. ADC Performance Specifications for Intel MAX 10 Single Supply Devices

	Parameter	Symbol	Condition	Min	Тур	Max	Unit
ADC resolution		_	_	_	_	12	bits
ADC supply voltage		V <sub>CC_ONE</sub>	_	2.85	3.0/3.3	3.465	V
External reference vo	ltage	V <sub>REF</sub>	_	V <sub>CC_ONE</sub> - 0.5	_	V <sub>CC_ONE</sub>	V
Sampling rate		F <sub>S</sub>	Accumulative sampling rate	_	_	1	MSPS
Operating junction ter	mperature range	Tj	_	-40	25	125	°C
Analog input voltage		V <sub>IN</sub>	Prescalar disabled	0	_	V <sub>REF</sub>	V
			Prescalar enabled (35)	0	_	3.6	V
Input resistance		R <sub>IN</sub>	_	-	(36)	_	_
Input capacitance		C <sub>IN</sub>	_	_	(36)	_	_
DC Accuracy	Offset error and drift	E <sub>offset</sub>	Prescalar disabled	-0.2	_	0.2	%FS
			Prescalar enabled	-0.5	_	0.5	%FS
	Gain error and drift	Egain	Prescalar disabled	-0.5	_	0.5	%FS
			Prescalar enabled	-0.75	_	0.75	%FS
	Differential non linearity	DNL	External V <sub>REF</sub> , no missing code	-0.9	_	0.9	LSB
			Internal V <sub>REF</sub> , no missing code	-1	_	1.7	LSB
	<u> </u>		,		·		continued

<sup>(35)</sup> Prescalar function divides the analog input voltage by half. The analog input handles up to 3.6 V for the Intel MAX 10 single supply devices.

<sup>(36)</sup> Download the SPICE models for simulation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
	Integral non linearity	INL	_	-2	-	2	LSB
AC Accuracy	Total harmonic distortion		$F_{IN}$ = 50 kHz, $F_{S}$ = 1 MHz, PLL	-65 <sup>(37)</sup>	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ $PLL$	54 <sup>(38)</sup>	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	53 <sup>(39)</sup>	_	_	dB
On-Chip Temperature	Temperature sampling rate	T <sub>S</sub>	_	_	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging	_	_	±10	°C
Conversion Rate (41)	Conversion time	_	Single measurement	_	-	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

#### **Related Information**

SPICE Models for Intel FPGAs

 $<sup>^{\</sup>left( 37\right) }$  THD with prescalar enabled is 6dB less than the specification.

 $<sup>^{(38)}</sup>$  SNR with prescalar enabled is 6dB less than the specification.

 $<sup>^{(39)}</sup>$  SINAD with prescalar enabled is 6dB less than the specification.

<sup>(40)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

<sup>(41)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.



# **Dual Supply Devices ADC Performance Specifications**

Table 35. ADC Performance Specifications for Intel MAX 10 Dual Supply Devices

	Parameter	Symbol	Condition	Min	Тур	Max	Unit
ADC resolution		_	_	_	_	12	bits
Analog supply voltage		V <sub>CCA_ADC</sub>	_	2.375	2.5	2.625	V
Digital supply voltage		V <sub>CCINT</sub>	_	1.15	1.2	1.25	V
External reference voltage	ge	V <sub>REF</sub>	_	V <sub>CCA_ADC</sub> - 0.5	_	V <sub>CCA_ADC</sub>	V
Sampling rate		F <sub>S</sub>	Accumulative sampling rate	_	_	1	MSPS
Operating junction temp	erature range	T <sub>3</sub>	_	-40	25	125	°C
Analog input voltage		V <sub>IN</sub>	Prescalar disabled	0	_	V <sub>REF</sub>	V
			Prescalar enabled (42)	0	_	3	V
Analog supply current (D	OC)	I <sub>ACC_ADC</sub>	Average current	_	275	450	μΑ
Digital supply current (D	C)	I <sub>CCINT</sub>	Average current	_	65	150	μА
Input resistance		R <sub>IN</sub>	_	-	(43)	_	_
Input capacitance		C <sub>IN</sub>	_	_	(43)	_	_
DC Accuracy	Offset error and drift	E <sub>offset</sub>	Prescalar disabled	-0.2	_	0.2	%FS
			Prescalar enabled	-0.5	_	0.5	%FS
	Gain error and drift	E <sub>gain</sub>	Prescalar disabled	-0.5	_	0.5	%FS
			Prescalar enabled	-0.75	_	0.75	%FS
	Differential non linearity	DNL	External V <sub>REF</sub> , no missing code	-0.9	_	0.9	LSB
			1100				continued

<sup>(42)</sup> Prescalar function divides the analog input voltage by half. The analog input handles up to 3 V input for the Intel MAX 10 dual supply devices.

<sup>(43)</sup> Download the SPICE models for simulation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
			Internal V <sub>REF</sub> , no missing code	-1	_	1.7	LSB
	Integral non linearity	INL	_	-2	_	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	MHz, -70 (44)(45) — — —		dB	
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	62 (47)(48)(46)	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	61.5 <sup>(49)</sup> (50)(46)	-	_	dB
On-Chip Temperature	Temperature sampling rate	T <sub>S</sub>	_	_	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging	_	_	±5	°C
	·	<u>'</u>		•			continued

 $<sup>^{(44)}</sup>$  Total harmonic distortion is -65~dB for dual function pin.

 $<sup>^{(45)}</sup>$  THD with prescalar enabled is 6dB less than the specification.

<sup>(46)</sup> When using internal  $V_{REF}$ , THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.

<sup>(47)</sup> Signal-to-noise ratio is 54 dB for dual function pin.

 $<sup>^{(48)}</sup>$  SNR with prescalar enabled is 6dB less than the specification.

<sup>(49)</sup> Signal-to-noise and distortion is 53 dB for dual function pin.

<sup>(50)</sup> SINAD with prescalar enabled is 6dB less than the specification.

<sup>(51)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core and Modular Dual ADC Core IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

#### Intel® MAX® 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Parameter		Symbol	Condition	Min	Тур	Max	Unit
Conversion Rate (52) Conversion time		_	Single measurement	_	_	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

#### **Related Information**

SPICE Models for Intel FPGAs

# **Periphery Performance Specifications**

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

### **High-Speed I/O Specifications**

For more information about the high-speed and low-speed I/O performance pins, refer to the respective device pin-out files.

#### **Related Information**

Documentation: Pin-Out Files for Intel FPGAs

<sup>(52)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.



### True PPDS and Emulated PPDS\_E\_3R Transmitter Timing Specifications

#### Table 36. True PPDS and Emulated PPDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True PPDS transmitter is only supported at bottom I/O banks. Emulated PPDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
	×1	5	_	310	5	_	310	5	_	310	MHz	
HSIODR Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps	
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f <sub>HSCLK</sub>	Input clock frequency (low-speed I/O	×10	5	_	150	5	_	150	5	_	150	MHz
	performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
	_										con	tinued



Symbol	Parameter	Mode	-16,	-A6, -C7	, <b>–17</b>		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(53)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (54)	Output jitter (high- speed I/O performance pin)	-	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{(53)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(54)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

## Single Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

# Table 37. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(high-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (high-speed	×10	100	_	100	100	_	100	100	_	100	Mbps
	I/O performance pin)	×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(low-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	100	100	_	100	100	_	100	Mbps
			,		,	•	•	'	,	'	con	tinued



Symbol	Parameter	Mode	-16,	, -A6, -C7	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	İ
		×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(55)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (56)	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{(55)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(56)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# **Dual Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications**

#### True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Table 38.

True **RSDS** transmitter is only supported at bottom I/O banks. Emulated **RSDS** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f <sub>HSCLK</sub>	Input clock frequency (low-speed I/O	×10	5	_	150	5	_	150	5	_	150	MHz
	performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
	_										con	tinued



Symbol	Parameter	Mode	-16,	-A6, -C7	, <b>–17</b>		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(57)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (58)	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	-	1	ms

 $<sup>^{(57)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(58)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# **Emulated RSDS\_E\_1R Transmitter Timing Specifications**

#### Table 39. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS\_E\_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	, <b>-17</b>		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	85	5	_	85	5	_	85	MHz
	(high-speed I/O performance pin)	×8	5	_	85	5	_	85	5	_	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	_	85	5	_	85	5	_	85	MHz
		×2	5	_	85	5	_	85	5	_	85	MHz
		×1	5	_	170	5	_	170	5	_	170	MHz
HSIODR	Data rate (high-speed	×10	100	_	170	100	_	170	100	_	170	Mbps
	I/O performance pin)	×8	80	_	170	80	_	170	80	_	170	Mbps
		×7	70	_	170	70	_	170	70	_	170	Mbps
		×4	40	_	170	40	_	170	40	_	170	Mbps
		×2	20	_	170	20	_	170	20	_	170	Mbps
		×1	10	_	170	10	_	170	10	_	170	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	85	5	_	85	5	_	85	MHz
	(low-speed I/O performance pin)	×8	5	_	85	5	_	85	5	_	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	_	85	5	_	85	5	_	85	MHz
		×2	5	_	85	5	_	85	5	_	85	MHz
		×1	5	_	170	5	_	170	5	_	170	MHz
HSIODR	Data rate (low-speed	×10	100	_	170	100	_	170	100	_	170	Mbps
	I/O performance pin)	×8	80	_	170	80	_	170	80	_	170	Mbps
		×7	70	_	170	70	_	170	70	_	170	Mbps
			•		*	•	•	•	•		con	tinued



Symbol	Parameter	Mode	-16,	-A6, -C7	, <b>–17</b>		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	170	40	_	170	40	_	170	Mbps
		×2	20	_	170	20	_	170	20	_	170	Mbps
		×1	10	_	170	10	_	170	10	_	170	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(59)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (60)	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 – 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{(59)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(60)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications

#### Table 40. True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply **Devices**

True mini-LVDS transmitter is only supported at the bottom I/O banks. Emulated mini-LVDS\_E\_3R transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
						•			•		cor	tinued



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	_	300	70	_	300	70	_	300	Mbps
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(61)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> <sup>(62)</sup>	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	Ι	_	1	-	_	1	_	_	1	ms

 $<sup>^{(61)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(62)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# **True LVDS Transmitter Timing**

# **Single Supply Devices True LVDS Transmitter Timing Specifications**

**True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices** Table 41.

True **LVDS** transmitter is only supported at the bottom I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	145	5	_	100	5	_	100	MHz
		×8	5	_	145	5	_	100	5	_	100	MHz
		×7	5	_	145	5	_	100	5	_	100	MHz
		×4	5	_	145	5	_	100	5	_	100	MHz
		×2	5	_	145	5	_	100	5	_	100	MHz
		×1	5	_	290	5	_	200	5	_	200	MHz
HSIODR	Data rate	×10	100	_	290	100	_	200	100	_	200	Mbps
		×8	80	_	290	80	_	200	80	_	200	Mbps
		×7	70	_	290	70	_	200	70	_	200	Mbps
		×4	40	_	290	40	_	200	40	_	200	Mbps
		×2	20	_	290	20	_	200	20	_	200	Mbps
		×1	10	_	290	10	_	200	10	_	200	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(63)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (64)	Output jitter	_	_	_	1,000	_	_	1,000	-	_	1,000	ps
	•		•	•	•	•	•	•		•	con	tinued

<sup>(63)</sup> TCCS specifications apply to I/O banks from the same side only.

<sup>(64)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	-	_	1	_	_	1	ms

# **Dual Supply Devices True LVDS Transmitter Timing Specifications**

# Table 42. True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True **LVDS** transmitter is only supported at the bottom I/O banks.

Symbol	Parameter	Mode		-16		-A	6, -C7, -	·17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock	×10	5	_	360	5	_	340	5	_	310	5	_	300	MHz
	frequency	×8	5	_	360	5	_	360	5	_	320	5	_	320	MHz
		×7	5	_	360	5	_	340	5	_	310	5	_	300	MHz
		×4	5	_	360	5	-	350	5	_	320	5	_	320	MHz
		×2	5	_	360	5	-	350	5	_	320	5	_	320	MHz
		×1	5	_	360	5	ı	350	5	_	320	5	_	320	MHz
HSIODR	Data rate	×10	100	_	720	100	-	680	100	_	620	100	_	600	Mbps
		×8	80	_	720	80	ı	720	80	_	640	80	_	640	Mbps
		×7	70	_	720	70	-	680	70	_	620	70	_	600	Mbps
		×4	40	_	720	40	-	700	40	_	640	40	_	640	Mbps
		×2	20	_	720	20	ı	700	20	_	640	20	_	640	Mbps
														conti	nued



Symbol	Parameter	Mode		-16		-A	6, -C7, -	· <b>I7</b>		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×1	10	_	360	10	_	350	10	_	320	10	_	320	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(65)</sup>	Transmitter channel-to- channel skew	_	_	_	300	_	_	300	_	_	300	_	_	300	ps
t <sub>x</sub> <sub>Jitter</sub> (66)	Output jitter	_	_	_	380	_	_	380	_	_	380	_	_	380	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	-	1	-	_	1	_	-	1	-	-	1	ms

 $<sup>^{(65)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

<sup>(66)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



# Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Single Supply Devices Emulated LVDS\_E\_3R Transmitter Timing Specifications

# Table 43. Emulated LVDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

Emulated LVDS\_E\_3R transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	142.5	5	_	100	5	_	100	MHz
	(high-speed I/O performance pin)	×8	5	_	142.5	5	_	100	5	_	100	MHz
		×7	5	_	142.5	5	_	100	5	_	100	MHz
		×4	5	_	142.5	5	_	100	5	_	100	MHz
		×2	5	_	142.5	5	_	100	5	_	100	MHz
		×1	5	_	285	5	_	200	5	_	200	MHz
HSIODR	Data rate (high-speed	×10	100	_	285	100	_	200	100	_	200	Mbps
	I/O performance pin)	×8	80	_	285	80	_	200	80	_	200	Mbps
		×7	70	_	285	70	_	200	70	_	200	Mbps
		×4	40	_	285	40	_	200	40	_	200	Mbps
		×2	20	_	285	20	_	200	20	_	200	Mbps
		×1	10	_	285	10	_	200	10	_	200	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	100	5	_	100	5	_	100	MHz
	(low-speed I/O performance pin)	×8	5	_	100	5	_	100	5	_	100	MHz
		×7	5	_	100	5	_	100	5	_	100	MHz
		×4	5	_	100	5	_	100	5	_	100	MHz
		×2	5	_	100	5	_	100	5	_	100	MHz
		×1	5	_	200	5	_	200	5	_	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	200	100	_	200	100	_	200	Mbps
			1	<u>'</u>							coi	ntinued





Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	_	200	80	_	200	80	_	200	Mbps
		×7	70	_	200	70	_	200	70	_	200	Mbps
		×4	40	_	200	40	_	200	40	_	200	Mbps
		×2	20	_	200	20	_	200	20	_	200	Mbps
		×1	10	_	200	10	_	200	10	_	200	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(67)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (68)	Output jitter	_	_	_	1,000	_	_	1,000	_	_	1,000	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	_	1	-	-	1	_	_	1	ms

 $<sup>^{(67)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

<sup>(68)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



# **Dual Supply Devices Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications**

# Table 44. Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	300	5	_	275	5	_	275	MHz
	(high-speed I/O performance pin)	×8	5	_	300	5	_	275	5	_	275	MHz
		×7	5	_	300	5	_	275	5	_	275	MHz
		×4	5	_	300	5	_	275	5	_	275	MHz
		×2	5	_	300	5	_	275	5	_	275	MHz
		×1	5	_	300	5	_	275	5	_	275	MHz
HSIODR	Data rate (high-speed	×10	100	_	600	100	_	550	100	_	550	Mbps
	I/O performance pin)	×8	80	_	600	80	_	550	80	_	550	Mbps
		×7	70	_	600	70	_	550	70	_	550	Mbps
		×4	40	_	600	40	_	550	40	_	550	Mbps
		×2	20	_	600	20	_	550	20	_	550	Mbps
		×1	10	_	300	10	_	275	10	_	275	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
			<u>'</u>	•		•	•	<u>'</u>	•		cor	ntinued



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	_	300	70	_	300	70	_	300	Mbps
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(69)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> (70)	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	-	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{(69)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(70)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

# **Single Supply Devices LVDS Receiver Timing Specifications**

# Table 45. LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices

**LVDS** receivers are supported at all banks.

Symbol	Parameter	Mode	-C7	, <b>-17</b>	-1	<b>A7</b>	-0	C8	Unit
			Min	Max	Min	Max	Min	Max	
f <sub>HSCLK</sub>	Input clock frequency (high-	×10	5	145	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	145	5	100	5	100	MHz
		×7	5	145	5	100	5	100	MHz
		×4	5	145	5	100	5	100	MHz
		×2	5	145	5	100	5	100	MHz
		×1	5	290	5	200	5	200	MHz
HSIODR	Data rate (high-speed I/O	×10	100	290	100	200	100	200	Mbps
	performance pin)	×8	80	290	80	200	80	200	Mbps
		×7	70	290	70	200	70	200	Mbps
		×4	40	290	40	200	40	200	Mbps
		×2	20	290	20	200	20	200	Mbps
		×1	10	290	10	200	10	200	Mbps
f <sub>HSCLK</sub>	Input clock frequency (low-	×10	5	100	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	100	5	100	5	100	MHz
		×7	5	100	5	100	5	100	MHz
		×4	5	100	5	100	5	100	MHz
		×2	5	100	5	100	5	100	MHz
		×1	5	200	5	200	5	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	200	100	200	100	200	Mbps
			,	1	1	,	'	·	ontinued



Symbol	Parameter	Mode	-C7	, <b>-17</b>	-4	<b>A7</b>	-0	C8	Unit
			Min	Max	Min	Max	Min	Max	
		×8	80	200	80	200	80	200	Mbps
		×7	70	200	70	200	70	200	Mbps
		×4	40	200	40	200	40	200	Mbps
		×2	20	200	20	200	20	200	Mbps
		×1	10	200	10	200	10	200	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	910	_	910	_	910	ps
	Sampling window (low- speed I/O performance pin)	_	_	1,110	_	1,110	_	1,110	ps
t <sub>x Jitter</sub> (71)	Input jitter	_	_	1,000	_	1,000	_	1,000	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	1	_	1	-	1	ms

# **Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications**

Table 46. LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS receivers are supported at all banks.

Symbol	Parameter	Mode	-16, -A6,	-I6, -A6, -C7, -I7		17	-C8		Unit
			Min	Max	Min	Max	Min	Max	
f <sub>HSCLK</sub>	Input clock frequency (high-	×10	5	350	5	320	5	320	MHz
	speed I/O performance pin)	×8	5	360	5	320	5	320	MHz
		×7	5	350	5	320	5	320	MHz
		×4	5	360	5	320	5	320	MHz
					•			•	ontinued

 $<sup>^{(71)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



Symbol	Parameter	Mode	-I6, -A6	, -C7, -I7	_	A7	-0	C8	Unit
			Min	Max	Min	Max	Min	Max	
		×2	5	360	5	320	5	320	MHz
		×1	5	360	5	320	5	320	MHz
HSIODR	Data rate (high-speed I/O	×10	100	700	100	640	100	640	Mbps
	performance pin)	×8	80	720	80	640	80	640	Mbps
		×7	70	700	70	640	70	640	Mbps
		×4	40	720	40	640	40	640	Mbps
		×2	20	720	20	640	20	640	Mbps
		×1	10	360	10	320	10	320	Mbps
f <sub>HSCLK</sub>	Input clock frequency (low-	×10	5	150	5	150	5	150	MHz
	speed I/O performance pin)	×8	5	150	5	150	5	150	MHz
		×7	5	150	5	150	5	150	MHz
		×4	5	150	5	150	5	150	MHz
		×2	5	150	5	150	5	150	MHz
		×1	5	300	5	300	5	300	MHz
HSIODR	Data rate (low-speed I/O	×10	100	300	100	300	100	300	Mbps
	performance pin)	×8	80	300	80	300	80	300	Mbps
		×7	70	300	70	300	70	300	Mbps
		×4	40	300	40	300	40	300	Mbps
		×2	20	300	20	300	20	300	Mbps
		×1	10	300	10	300	10	300	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	510	_	510	_	510	ps
			,	'		1	1	<u> </u>	ontinued



Symbol	Parameter	Mode	-I6, -A6, -C7, -I7		-A7		-C8		Unit
			Min	Max	Min	Max	Min	Max	
	Sampling window (low- speed I/O performance pin)	_	_	910	_	910	_	910	ps
t <sub>x Jitter</sub> (72)	Input jitter	_	_	500	_	500	_	500	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	1	_	1	_	1	ms

# **Memory Standards Supported by the Soft Memory Controller**

## Table 47. Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices

Contact your local sales representatives for access to the -I6 or -A6 speed grade devices in the Intel Quartus Prime software.

External Memory Interface Standard	Rate Support	Speed Grade	Voltage (V)	Max Frequency (MHz)
DDR3 SDRAM	Half	-16	1.5	303
DDR3L SDRAM	Half	-16	1.35	303
DDR2 SDRAM	Half	-16	1.8	200
		-I7 and -C7		167
LPDDR2 <sup>(73)</sup>	Half	-I6	1.2	200 <sup>(74)</sup>

#### **Related Information**

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

<sup>(72)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.

<sup>&</sup>lt;sup>(73)</sup> Intel MAX 10 devices support only single-die LPDDR2.

 $<sup>^{(74)}</sup>$  To achieve the specified performance, constrain the memory device I/O and core power supply variation to within  $\pm 3\%$ . By default, the frequency is 167 MHz.



## **Memory Output Clock Jitter Specifications**

Intel MAX 10 devices support external memory interfaces up to 303 MHz. The external memory interfaces for Intel MAX 10 devices calibrate automatically.

The memory output clock jitter measurements are for 200 consecutive clock cycles.

The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a PHY clock network.

DDR3 and LPDDR2 SDRAM memory interfaces are only supported on the fast speed grade device.

#### Table 48. Memory Output Clock Jitter Specifications for Intel MAX 10 Devices

Parameter	Symbol	−6 Spee	d Grade	−7 Spee	d Grade	Unit
		Min	Max	Min	Max	
Clock period jitter	t <sub>JIT(per)</sub>	-127	127	-215	215	ps
Cycle-to-cycle period jitter	t <sub>JIT(cc)</sub>	_	242	_	360	ps

#### **Related Information**

### Literature: External Memory Interfaces

Provides more information about external memory system performance specifications, board design guidelines, timing analysis, simulation, and debugging information.

# **Configuration Specifications**

This section provides configuration specifications and timing for Intel MAX 10 devices.



# **JTAG Timing Parameters**

# **Table 49.** JTAG Timing Parameters for Intel MAX 10 Devices

The values are based on  $C_L = 10$  pF of TDO.

The affected Boundary Scan Test (BST) instructions are SAMPLE/PRELOAD, EXTEST, INTEST, and CHECK\_STATUS.

Symbol	Parameter	Non-BST and non	-CONFIG_IO Operation	BST and Co	Unit		
		Minimum	Maximum	Minimum	Maximum		
t <sub>JCP</sub>	TCK clock period	40	_	50	_	ns	
t <sub>JCH</sub>	TCK clock high time	20	_	25	_	ns	
t <sub>JCL</sub>	TCK clock low time	20	_	25	_	ns	
t <sub>JPSU_TDI</sub>	JTAG port setup time	2	_	2	_	ns	
t <sub>JPSU_TMS</sub>	JTAG port setup time	3	_	3	_	ns	
t <sub>JPH</sub>	JTAG port hold time	10	_	10	_	ns	
t <sub>JPCO</sub>	JTAG port clock to output	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	_	• 18 (for V <sub>CCIO</sub> = 3.3, 3.0, and 2.5 V) • 20 (for V <sub>CCIO</sub> = 1.8 and 1.5 V)	ns	
t <sub>JPZX</sub>	JTAG port high impedance to valid output	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	ns	
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	_	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	ns	



# **Remote System Upgrade Circuitry Timing Specifications**

## Table 50. Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices

Parameter	Device	Minimum	Maximum	Unit
t <sub>MAX_RU_CLK</sub>	All	_	40	MHz
t <sub>RU_nCONFIG</sub>	10M02, 10M04, 10M08, 10M16, 10M25	250	_	ns
	10M40, 10M50	350	_	ns
t <sub>RU_nRSTIMER</sub>	10M02, 10M04, 10M08, 10M16, 10M25	300	_	ns
	10M40, 10M50	500	_	ns

# **User Watchdog Internal Circuitry Timing Specifications**

## Table 51. User Watchdog Timer Specifications for Intel MAX 10 Devices

The specifications are subject to PVT changes.

Parameter	Device	Minimum	Typical	Maximum	Unit
User watchdog frequency	10M02, 10M04, 10M08, 10M16, 10M25	3.4	5.1	7.3	MHz
	10M40, 10M50	2.2	3.3	4.8	MHz

# **Uncompressed Raw Binary File (.rbf) Sizes**

# Table 52. Uncompressed .rbf Sizes for Intel MAX 10 Devices

Device	CFM Data Size (bits)						
	Without Memory Initialization	With Memory Initialization					
10M02	554,000	_					
10M04	1,540,000	1,880,000					
10M08	1,540,000	1,880,000					
10M16	2,800,000	3,430,000					
	•	continued					



Device	CFM Data Size (bits)						
	Without Memory Initialization	With Memory Initialization					
10M25	4,140,000	4,780,000					
10M40	7,840,000	9,670,000					
10M50	7,840,000	9,670,000					

# **Internal Configuration Time**

The internal configuration time measurement is from the rising edge of nSTATUS signal to the rising edge of  $CONF_DONE$  signal.

Table 53. Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf)

Device				ration Time (ms)	ion Time (ms)				
		Unenc	rypted		Encry	/pted			
	Without Memor	y Initialization	With Memory	Initialization	Without Memory Initialization		With Memory Initializatio		
	Min	Max	Min	Max	Min	Max	Min	Max	
10M02	0.3	1.7	_	_	1.7	5.4	_	_	
10M04	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6	
10M08	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6	
10M16	1.1	3.7	1.4	4.5	9.3	25.3	11.7	31.5	
10M25	1.0	3.7	1.3	4.4	14.0	38.1	16.9	45.7	
10M40	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6	
10M50	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6	



#### Table 54. Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)

Compression ratio depends on design complexity. The minimum value is based on the best case (25% of original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).

Device	Internal Configuration Time (ms)						
		Unencrypted	d/Encrypted				
	Without Memo	ry Initialization	With Memory	Initialization			
	Min	Max	Min	Max			
10M02	0.3	5.2	_	_			
10M04	0.6	10.7	1.0	13.9			
10M08	0.6	10.7	1.0	13.9			
10M16	1.1	17.9	1.4	22.3			
10M25	1.1	26.9	1.4	32.2			
10M40	2.6	66.1	3.2	82.2			
10M50	2.6	66.1	3.2	82.2			

# **Internal Configuration Timing Parameter**

# **Table 55.** Internal Configuration Timing Parameter for Intel MAX 10 Devices

Symbol	Parameter	Device	Minimum	Maximum	Unit
t <sub>CD2UM</sub>	CONF_DONE high to	10M02, 10M04, 10M08, 10M16, 10M25	182.8	385.5	μs
	user mode	10M40, 10M50	275.3	605.7	μs

# I/O Timing

The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specific device and design after you complete place-and-route.



#### Table 56. I/O Timing for Intel MAX 10 Devices

These I/O timing parameters are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate for 10M08DAF484 device.

Symbol	Parameter	-C7, -I7	-C8	Unit
T <sub>su</sub>	Global clock setup time	-0.750	-0.808	ns
T <sub>h</sub>	Global clock hold time	1.180	1.215	ns
T <sub>co</sub>	Global clock to output delay	5.131	5.575	ns
T <sub>pd</sub>	Best case pin-to-pin propagation delay through one LUT	4.907	5.467	ns

# **Programmable IOE Delay**

# **Programmable IOE Delay On Row Pins**

## Table 57. IOE Programmable Delay on Row Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.

The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Intel Quartus Prime software.

Parameter				Maximum Offset							Unit
		Settings	Offset	Fast Corner		Slow Corner					
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.815	0.873	1.831	1.811	1.874	1.871	1.922	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.924	0.992	2.081	2.055	2.125	2.127	2.185	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.479	0.514	1.069	1.070	1.117	1.105	1.134	ns



# **Programmable IOE Delay for Column Pins**

## Table 58. IOE Programmable Delay on Column Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.


The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Intel Quartus Prime software.

Parameter	Paths Affected Number of Minimum Maximum Of					aximum Offs	Offset			Unit	
		Settings	Offset	Fast Corner		Slow Corner					
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.81	0.868	1.823	1.802	1.864	1.862	1.912	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.914	0.981	2.06	2.032	2.101	2.102	2.161	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.435	0.466	0.971	0.97	1.013	1.001	1.028	ns



# **Glossary**

#### Table 59. Glossary





Term	Definition
t <sub>DUTY</sub>	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.
t <sub>FALL</sub>	Signal high-to-low transition time (80–20%).
t <sub>H</sub>	Input register hold time.
Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver Input Clock Frequency Multiplication Factor) = t_C/w)$ .
t <sub>INJITTER</sub>	Period jitter on PLL clock input.
toutjitter_dedclk	Period jitter on dedicated clock output driven by a PLL.
t <sub>OUTJITTER_IO</sub>	Period jitter on general purpose I/O driven by a PLL.
t <sub>pllcin</sub>	Delay from PLL inclk pad to I/O input register.
t <sub>pllcout</sub>	Delay from PLL inclk pad to I/O output register.
t <sub>RISE</sub>	Signal low-to-high transition time (20–80%).
t <sub>SU</sub>	Input register setup time.
V <sub>CM(DC)</sub>	DC common mode input voltage.
V <sub>DIF(AC)</sub>	AC differential input voltage: The minimum AC input differential voltage required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage: The minimum DC input differential voltage required for switching.
V <sub>HYS</sub>	Hysteresis for Schmitt trigger input.
V <sub>ICM</sub>	Input common mode voltage: The common mode of the differential signal at the receiver.
V <sub>ID</sub>	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V <sub>IH</sub>	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V <sub>IH(AC)</sub>	High-level AC input voltage.
V <sub>IH(DC)</sub>	High-level DC input voltage.
V <sub>IL</sub>	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL (AC)</sub>	Low-level AC input voltage.
V <sub>IL (DC)</sub>	Low-level DC input voltage.
V <sub>IN</sub>	DC input voltage.
	continued



Term	Definition
V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .
V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
V <sub>OS</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
V <sub>OX (AC)</sub>	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
V <sub>REF</sub>	Reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>REF(AC)</sub>	AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .
V <sub>REF(DC)</sub>	DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>SWING (AC)</sub>	AC differential input voltage: AC Input differential voltage required for switching.
V <sub>SWING (DC)</sub>	DC differential input voltage: DC Input differential voltage required for switching.
Vπ	Termination voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>X (AC)</sub>	AC differential Input cross point voltage: The voltage at which the differential input signals must cross.

# **Document Revision History for the Intel MAX 10 FPGA Device Datasheet**

Document Version	Changes
2018.06.29	<ul> <li>Removed links on instant-on feature.</li> <li>Added JTAG timing specifications term in <i>Glossary</i>.</li> <li>Renamed the following IP cores as per Intel rebranding:         <ul> <li>Renamed Altera Modular ADC IP core to Modular ADC core Intel FPGA IP core.</li> <li>Renamed Altera Modular Dual ADC IP core to Modular Dual ADC core Intel FPGA IP core.</li> </ul> </li> </ul>



Version	Changes
2017.12.15	Removed the units for "Input resistance" and "Input capacitance" parameters in the following tables:     — ADC Performance Specifications for Intel MAX 10 Single Supply Devices     — ADC Performance Specifications for Intel MAX 10 Dual Supply Devices      Removed the specification with memory initialization for 10M02 device in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.
2017.06.16	<ul> <li>Added notes for T<sub>J</sub> for Industrial and Automotive devices in Recommended Operating Conditions for Intel MAX 10 Devices table.</li> <li>Updated the parameter in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.</li> <li>Changed "Performance" to "Frequency" in UFM Performance Specifications for Intel MAX 10 Devices table.</li> <li>Removed PowerPlay text from tool name.</li> </ul>
2017.02.21	Rebranded as Intel.
2016.10.31	<ul> <li>Updated the note to the Intel MAX 10 Device Grades and Speed Grades Supported table.</li> <li>Updated the Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices table.</li> </ul>
2016.05.02	<ul> <li>Updated t<sub>RAMP</sub> specifications in Recommended Operating Conditions for Intel MAX 10 Devices table.         <ul> <li>Removed standard POR and fast POR specifications.</li> <li>Updated maximum value from 3 ms to 10 ms and added a not for the minimum value.</li> </ul> </li> <li>Added Supply Current and Power Consumption section.</li> <li>Added the following tables:         <ul> <li>Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices</li> <li>Internal Configuration Timing Parameter for Intel MAX 10 Devices</li> </ul> </li> <li>Removed POR Delay Specifications for Intel MAX 10 Devices table.</li> <li>Updated the description in the Internal Configuration Time section.</li> <li>Updated the following tables:         <ul> <li>Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf)</li> <li>Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)</li> </ul> </li> </ul>
	2017.12.15 2017.06.16 2017.02.21 2016.10.31



Chang     Updat     Tru     Em     Em     Em     Updat     Specif     Updat     Specif	
Remove     Added	description about automotive temperature devices in the Programming/Erasure Specifications table.  ed the pin capacitance to maximum values.  ed maximum TCCS specifications from 410 ps to 300 ps in the following tables:  e PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  e RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  ulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  e Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  e LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices  e LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  ulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices  ulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  and maximum f <sub>HSCLK</sub> and HSIODR specifications for -A6, -C7, and -I7 speed grades in True LVDS Transmitter Timing cations for Intel MAX 10 Dual Supply Devices and SW specifications in the following tables:  DS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices  DS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices  and maximum f <sub>HSCLK</sub> and HSIODR (high-speed I/O performance pin) specifications for Intel MAX 10 Dual Supply Devices  and maximum f <sub>HSCLK</sub> and HSIODR (high-speed I/O performance pin) specifications for Intel MAX 10 Dual Supply Devices  and maximum f <sub>HSCLK</sub> and HSIODR SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
	red Internal Configuration Time information in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.  Internal Configuration Time tables for uncompressed .rbf files and compressed .rbf files.  red Preliminary tags for all tables.
Added     Update	description to Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame topic. $ADC\_VREF$ Pin Leakage Current for Intel MAX 10 Devices table. ed the condition for "Bus-hold high, sustaining current" parameter from " $V_{IN} < V_{IL}$ (minimum)" to " $V_{IN} < V_{IH}$ num)" in Bus Hold Parameters table.



Date	Version	Changes
		Added –A6 speed grade in the following tables:
		— Intel MAX 10 Device Grades and Speed Grades Supported
		Series OCT without Calibration Specifications for Intel MAX 10 Devices
		Clock Tree Specifications for Intel MAX 10 Devices
		Embedded Multiplier Specifications for Intel MAX 10 Devices
		Memory Block Performance Specifications for Intel MAX 10 Devices
		<ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		— True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		<ul> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		— True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		<ul> <li>Emulated LVDS E 3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		IOE Programmable Delay on Row Pins for Intel MAX 10 Devices
		— IOE Programmable Delay on Column Pins for Intel MAX 10 Devices
		• Updated the maximum value for input clock cycle-to-cycle jitter (t <sub>INJITTER_CCJ</sub> ) with F <sub>INPFD</sub> < 100 MHz condition from 750 ps to ±750 ps in PLL Specifications for Intel MAX 10 Devices table.
		Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.
		Updated the dual supply mode performance in Memory Block Performance Specifications for Intel MAX 10 Devices table.
		Added typical specifications in Internal Oscillator Frequencies for Intel MAX 10 Devices table.
		Updated specifications in UFM Performance Specifications for Intel MAX 10 Devices table.
		Updated sampling window specifications in LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices table.
		Updated IOE programmable delay for row and column pins.
		Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i> .
June 2015	2015.06.12	Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.
Julie 2013	2013.00.12	Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.     Removed Internal Weak Pull-Up Resistor equation.
		<ul> <li>Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for</li> </ul>
		both single supply and dual supply devices. Note: Download the SPICE models for simulation.
		<ul> <li>Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. Note: When using internal V<sub>REF</sub>, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.</li> </ul>
		Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for Intel MAX 10 Devices table.
	,	continued



Date	Version	Changes
May 2015	2015.05.04	Updated a note to V <sub>CCIO</sub> for both single supply and dual supply power supplies recommended operating conditions tables.  Note updated: V <sub>CCIO</sub> for all I/O banks must be powered up during user mode because V <sub>CCIO</sub> I/O banks are used for the ADC and I/O functionalities.
		Updated Example for OCT Resistance Calculation after Calibration at Device Power-Up.
		Removed a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table. BLVDS is now supported in Intel MAX 10 single supply devices. Note removed: BLVDS TX is not supported in single supply devices.
		Updated ADC Performance Specifications for both single supply and dual supply devices.
		— Changed the symbol for Operating junction temperature range parameter from $T_{\Delta}$ to $T_1$ .
		Edited sampling rate maximum value from 1000 kSPS to 1 MSPS.
		Added a note to analog input voltage parameter.
		— Removed input frequency, $f_{IN}$ specification.
		<ul> <li>Updated the condition for DNL specification: External V<sub>REF</sub>, no missing code. Added DNL specification for condition: Internal V<sub>REF</sub>, no missing code.</li> </ul>
		<ul> <li>Added notes to AC accuracy specifications that the value with prescalar enabled is 6dB less than the specification.</li> </ul>
		<ul> <li>Added a note to On-Chip Temperature Sensor (absolute accuracy) parameter about the averaging calculation.</li> </ul>
		Updated ADC Performance Specifications for Intel MAX 10 Single Supply Devices table.
		<ul> <li>Added condition for On-Chip Temperature Sensor (absolute accuracy) parameter: with 64 samples averaging.</li> </ul>
		Updated ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table.
		<ul> <li>Updated Digital Supply Voltage minimum value from 1.14 V to 1.15 V and maximum value from 1.26 V to 1.25 V.</li> <li>Updated fhSCIK and HSIODR specifications for -A7 speed grade in the following tables:</li> </ul>
		True PPDS and Emulated PPDS E 3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Device
		True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		Emulated LVDS E 3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		<ul> <li>LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		<ul> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		continued



Updated TCCS specifications in the following tables:   Time PPDS and Emulated PPDS E_SR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time PPDS and Emulated RSDS_E_SR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Emulated RSDS_E_SE_IR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time Imin-IVDS and Emulated MinI-IVDS_S SR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time IVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices   Time IVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices   Emulated IVDS_E_SR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Emulated IVDS_E_SR Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Updated IVDS_E_SR_T As INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Updated IVDS_E_SR_T As INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time PPDS and Emulated RSDS_E_SR_T As Intel® Timing Specifications for Intel MAX 10 Dual Supply Devices   Time PPDS_SR_T As INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Emulated RSDS_E_SR_T As INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Time INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Updated SW Specifications in INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Updated SW Specifications in INTEL® Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices   Updated SW Specifications for Specifications for Intel MAX 10 Dual Supply Devices   Updated SW Specifications for Specifications for Intel MAX 10 Dual Supply Devices   Updated Max 10 Dual Supply Devices   Updated Max 10 Dua	Date	Version	Changes
table. This note is not valid: All V <sub>CCA</sub> pins must be connected together for EQFP package.  • Corrected the maximum value for t <sub>OUTJITTER_CCJ_IO</sub> (F <sub>OUT</sub> ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table.  December 2014  • Restructured Programming/Erasure Specifications for Intel MAX 10 Devices table to add temperature specifications that affect the data retention duration.  • Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.  • Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.			<ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Updated tx_litter specifications in the following tables:</li> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Updated SW specifications in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table.</li> <li>Added a note to tx_litter for all LVDS tables. Note: TX_litter is the jitter induced from core noise and I/O switching noise.</li> <li>Updated Memory Output Clock Jitter Specifications section.</li> <li>Updated Memory Output Clock Jitter Specifications section.</li> <li>Updated PLL output routing from global clock network to PHY clock network.</li> <l< td=""></l<></ul>
<ul> <li>affect the data retention duration.</li> <li>Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.</li> <li>Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> </ul>	January 2015	2015.01.23	table. This note is not valid: All V <sub>CCA</sub> pins must be connected together for EQFP package.  • Corrected the maximum value for t <sub>OUTJITTER_CCJ_1O</sub> (F <sub>OUT</sub> ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel
continued	December 2014	2014.12.15	<ul> <li>affect the data retention duration.</li> <li>Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.</li> <li>Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the</li> </ul>



Date	Version	Changes
		Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:
		$-$ VIL(AC) Max: Updated from $V_{REF}$ – 0.35 to $V_{REF}$ – 0.31
		- VIH(AC) Min: Updated from V <sub>REF</sub> + 0.35 to V <sub>REF</sub> + 0.31
		Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS TX is not supported in single supply devices.
		Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.
		Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.
		Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.
		Added UFM specifications for serial interface.
		Updated total harmonic distortion (THD) specifications as follows:
		— Single supply devices: Updated from 65 dB to -65 dB
		<ul> <li>— Dual supply devices: Updated from 70 dB to −70 dB (updated from 65 dB to −65 dB for dual function pin)</li> </ul>
		Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.
		Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		Updated HSIODR and f <sub>HSCLK</sub> specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices.
		• Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades.
		<ul> <li>Added t<sub>RU_nCONFIG</sub> and t<sub>RU_nRSTIMER</sub> specifications for different devices in Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices table.</li> </ul>
		Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.
		Added IOE programmable delay specifications.
September 2014	2014.09.22	Initial release.