



## **Know Your Machine - Benchmarking**


**18-645: How to write fast code I**Tze Meng Low


© 2025 Tze Meng Low


1














## Many functional units

Many specialized queues/pipelines in HW



- Goal of "Fast code" developer
  - Use as many pipelines as possible
  - Avoid stalling any of the pipelines
    - Find independent instructions

How many instructions do we need?

© 2025 Tze Meng Low

12

Electrical & Computer ENGINEERING

## **Benchmarking**

- Want to know determine machine capability
  - Latency of instructions
    - Minimum # cycles before next dependent instruction
  - Instruction throughput
    - Instructions processed per clock cycle
- Benchmarking is empirical



- It will be messy and time-consuming (Start HW early)
- Do not expect perfect answers
- Getting accurate timings is difficult
- Key assumption: Instruction is fully pipelined

© 2025 Tze Meng Low



## **Timing**

- Methods for timing
  - x86 (single-core performance)
    - Wall clock time

gettimeofday

rdtsc (returns time stamp counter) \_\_rdtsc

```
unsigned long long rdtsc()
{
  unsigned long long int x;
  unsigned a, d;
  _asm__ volatile("rdtsc" : "=a" (a), "=d" (d));
  return ((unsigned long long)a) | (((unsigned long long)d) << 32);
}</pre>
```

- returns clock cycles at nominal frequency
- Other architectures
  - · Clock events on GPU (milliseconds)

© 2025 Tze Meng Low

14

Electrical & Computer ENGINEERING

# **Previously**

IF	ID	EX	MEM	WB
Instruction Fetch	Instruction Decode	Execute	Memory Access	Write Back

- Assumed that each stage take 1 time unit
  - 1 cycle or 1 clock tick
- Total of 5 independent instructions can be "in flight" or executed

© 2025 Tze Meng Low



#### On more realistic architectures

- Details of pipeline is typically unknown
- Instead, we want to track how long before an instruction is "done"

Latency

Time 0
Instruction is executed

© 2025 Tze Meng Low

17

Electrical & Computer ENGINEERING

## Latency

- Minimum # cycles before next dependent instruction
- Process: st = rdtsc();
   int var = 0;
   for (int i = 0; i != REPS; i++)
   var++;
   et = rdtsc();
- Metric

$$\frac{\textit{Time in Cycles}}{\textit{Number of Instructions}} = \frac{\textit{et} - \textit{st}}{\textit{REPS}}$$

What is/are the problem(s)?

© 2025 Tze Meng Low



Electrical & Computer ENGINEERING

# Multiple instructions for the same code

- Difficulties:
  - Compiler may not select desired instructions

```
CHECK YOUR ASSEMBLY!!
                          addsd
float b = 1.0;
float a = 0.0;
                         ▶ fadd
a += b;
a += b;
                       Both are floating point addition.
```

Compiler may optimize instructions out

```
float b = 1.0;
        float a = 0.0;
        a += b;
                         Compiler optimization float b = 1.0;
        a += b;
                                          float a = 100.0;
        a += b;
 Mac OS
                             Linux
    otool -tV demo.x
                                objdump -d demo.x
© 2025 Tze Meng Low
```

24

# **Macro Intrinsics**

- Use C macros that hide inline assembly
- Write in macros instead

```
#define MULTIPLY(dest, src)
                                                                              -Try not move code
                        asm
                                      volatile
     Assembly to test -
                                "imul %[rsrc], %[rdest]\n"
                                                                        Destination is modified (+)
                                 : [rdest] "+r" (dest)
                                                                        Destination is a register (r)
                                   [rsrc] "r"(src)
 Input is read from register -
                      );
                                                                        Other operand descriptors
                                                                                 - memory
                                                                                  - SIMD register
Veras et al, Compilers, hands-off my hands-on optimizations, Proceedings of the 3rd Workshop on Programming Models for SIMD/Vector Processing, March 2016
```

28

© 2025 Tze Meng Low



#### **Macro Intrinsics**

How to use

#### As a single instruction

```
int x = 1;
int y = 2;

//x *= y
MULTIPLY(x, y)
```

#### As part of macro

```
#define MULTIPLY3(x, a) \
    MULTIPLY(x, a) \
    MULTIPLY(x, a) \
    MULTIPLY(x, a)

int x = 1;
int y = 2;

// x = (((x * y) * y) * y)
MULTIPLY3(x, y)
```

© 2025 Tze Meng Low

29



## Latency

- Minimum # cycles before next dependent instruction
- Process: int var = 0; int tmp = 1; st = rdtsc(); ADD100(var, tmp); //assume REPS == 100 et = rdtsc();
- Metric

$$\frac{\textit{Time in Cycles}}{\textit{Number of Instructions}} = \frac{\textit{et} - \textit{st}}{\textit{REPS}}$$

© 2025 Tze Meng Low



Electrical & Computer ENGINEERING

### Latency


- Minimum # cycles before next dependent instruction
- Process:
  - Time a chain of dependent instructions
  - Divide time by number of instructions in chain
- Notes:
  - rdtsc may not be accurate for small cycle counts
    - Create long (> 100s 1000s) chains
  - This is empirical. Don't expect exact numbers. If in doubt, round up

© 2025 Tze Meng Low


31

Throughput

- Instructions processed per unit time
- Notice that some of the instructions can be processed by multiple functional units



© 2025 Tze Meng Low



# Throughput benchmarking


- Process:
  - Time 1 chain of dependent instructions
  - Time increasing *interleaved* chains of dependent instructions

Electrical & Computer ENGINEERING

- Find largest number of chains before execution time increases significantly
- Compute throughput

$$Throughput = \frac{\#Instr. \ Per \ Chain \times \#Chains}{Time \ in \ Cycles}$$

© 2025 Tze Meng Low



Throughput

Instructions processed per unit time

customers leave queues every 6 minutes

1 customers / 3 min



### Hardware information on the web

Code Name	Products formerly Coffee Lake
Vertical Segment	Desktop
Processor Number	i9-9900T
Status	Launched
Launch Date ②	Q2'19
Lithography ?	14 nm
Use Conditions ③	PC/Client/Tablet
Recommended Customer Price ?	\$439.00
Performance	
Performance # of Cores ?	8
	8
# of Cores ②	
# of Cores ? # of Threads ?	16
# of Cores ② # of Threads ② Processor Base Frequency ③	16 2.10 GHz
# of Cores ② # of Threads ② Processor Base Frequency ③ Max Turbo Frequency ②	16 2.10 GHz 4.40 GHz

https://ark.intel.com/content/www/us/en/ark/products/191044/intel-core-i9-9900t-processor-16m-cache-up-to-4-40-ghz.html

© 2025 Tze Meng Low

51

Electrical & Computer ENGINEERING

## Hardware information on the web

Floating point XMM and YMM instructions

Instruction	fu	µops fused	μops unfused domain				in	Latency		Com- ments	
		do- main	p015	p0	p1	р5	p23	p4		through- put	
Move instructions					$\vdash$	$\vdash$					
MOVAPS/D	x,x	1	1			1			0-1	≤1	elimin
VMOVAPS/D	y,y	1	1			1			0-1	≤1	elimin
MOVAPS/D MOVUPS/D	x,m128	1					1		3	0.5	
VMOVAPS/D											
VMOVUPS/D	y,m256	1					1+		4	1	AVX
MOVAPS/D MOVUPS/D	m128,x	1					1	1	3	1	
				1							

**WARNING!** 

Many such sites, not all are accurate!
Same information, Reported differently
Similar but not identical architectures

https://uops.info/

https://www.agner.org/optimize/instruction\_tables.pdf

https://software.intel.com/sites/landingpage/IntrinsicsGuide/

© 2025 Tze Meng Low



# **Summary**

- Benchmarking is important for knowing information we need for designing fast code
- Benchmarking is messy and is not precise
- These information can be found through the writing of small programs (micro-benchmark)

© 2025 Tze Meng Low