











SNVSAJ7C - FEBRUARY 2016 - REVISED JUNE 2017

LM36272

# LM36272 Two-Channel LCD Backlight Driver With Integrated Bias Power


#### **Features**

- Drives up to Two Parallel White LED Strings (29-V Maximum VOLIT)
- 11-Bit Exponential and Linear Dimming Control
- PWM and I<sup>2</sup>C Brightness Control
- Backlight Operation With 4.7-µH to 15-µH Inductor
- Backlight and LCD Bias Efficiency up to 92%
- Programmable LCD Bias Voltages (±4 V to ±6.5 V With 50-mV resolution) With Up to 80-mA per Output
- 0.2% Matched LED Current From 60 µA to 30 mA
- 1% Accurate LED Current From 60 µA to 30 mA
- 2.7-V to 5-V Input Voltage Range

# **Applications**

- LCD Panels With up to 16 LEDs
- **Smart Phones**
- **Tablets and Gaming Tablets**
- Home Automation Panels

### **Simplified Schematic**



# 3 Description

The LM36272 is an integrated two-channel WLED driver and LCD bias supply. The ultra-compact size, high efficiency, high level of integration, and programmability allow the LM36272 to address a variety of applications without the need for hardware changes while minimizing the overall solution area.

The backlight boost provides the power to bias two parallel LED strings with up to 29-V total output voltage. The 11-bit LED current is programmable via the I<sup>2</sup>C bus and/or controlled via a logic level PWM input from 60 µA to 30 mA. Each LED string can be independently enabled or disabled to provide zone dimming capabilities. The backlight boost can be operated efficiently with an inductance range from 4.7 µH to 15 µH, allowing for efficiency and solution size optimization.


The LCD bias boost provides the power to both a positive LDO and an inverting charge pump. Both bias and negative supplies programmable output voltages of ±4 V to ±6.5 V with 50-mV steps and up to ±80 mA of current capability. An auto-sequencing feature provides a programmed delay from positive to negative bias activation, with additional programmable voltage slew rate control. Two wake-up modes allow both bias outputs to be controlled with a single external signal and stay active while consuming very low quiescent current.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (MAX)
LM36272	DSBGA (24)	2.44 mm × 1.67 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Backlight Efficiency, 2P8S





# **Table of Contents**

1	Features 1	7.5 Programming3
2	Applications 1	7.6 Register Maps3
3	Description 1	8 Applications and Implementation 4
4	Revision History2	8.1 Application Information4
5	Pin Configuration and Functions	8.2 Typical Application 4
6	Specifications5	9 Power Supply Recommendations 6
•	6.1 Absolute Maximum Ratings 5	10 Layout 6
	6.2 ESD Ratings	10.1 Layout Guidelines6
	6.3 Recommended Operating Conditions	10.2 Layout Example6
	6.4 Thermal Information	11 Device and Documentation Support 6
	6.5 Electrical Characteristics	11.1 Device Support6
	6.6 I <sup>2</sup> C Timing Requirements (Fast Mode)	11.2 Documentation Support6
	6.7 Typical Characteristics	11.3 Receiving Notification of Documentation Updates 6
7	Detailed Description 15	11.4 Community Resources6
-	7.1 Overview	11.5 Trademarks 6
	7.2 Functional Block Diagram	11.6 Electrostatic Discharge Caution6
	7.3 Features Description	11.7 Glossary6
	7.4 Device Functional Modes	12 Mechanical, Packaging, and Orderable Information 6

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2017) to Revision C	Page
Changed First public release of full data sheet to WEB	1
Changes from Revision A (January 2017) to Revision B	Page
<ul> <li>Changed row(s) in Abs Max table: BL_SW from 30 V to 35 V, BL_OUT and current sink</li> </ul>	inputs (LEDX) remain at 30 V 5
Changes from Original (February 2016) to Revision A	Page
Changed "Orderable Device" suffix on POA from "YFRR" to "YFFR"	1

Submit Documentation Feedback



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN		DESCRIPTION
NUMBER	NAME	ITPE	DESCRIPTION
A1	VNEG	0	Inverting charge pump output. Bypass VNEG with a 10-µF ceramic capacitor to CP_GND.
A2	C-	0	Inverting charge-pump flying capacitor negative connection
A3	CP_GND	_	Charge pump GND. Connect the CNEG capacitor negative terminal to this pin.
A4	C+	0	Inverting charge-pump flying capacitor positive connection
B1	IN	I	Input voltage connection. Bypass IN with a 10-µF ceramic capacitor to GND.
B2	LCM_EN2	I	Enable for LCD bias negative output; 300-k $\Omega$ internal pulldown resistor between LCM_EN2 and GND.
B3	LCM_EN1	I	Enable for LCD bias positive output; 300-k $\Omega$ internal pulldown resistor between LCM_EN1 and GND.
B4	VPOS	0	Positive LCD bias output. Bypass VPOS with a 10-µF ceramic capacitor to GND.
C1	NC2	_	No connect; leave this pin disconnected
C2	SCL	I	Serial clock connection for I <sup>2</sup> C-compatible interface
C3	SDA	I/O	Serial clock connection for I <sup>2</sup> C-compatible interface
C4	LCM_OUT	0	LCD bias boost output voltage. Bypass LCM_OUT with a 10-µF ceramic capacitor to LCM_GND.
D1	NC1	_	No connect; leave this pin disconnected
D2	PWM	ı	PWM input for duty cycle current control; 300-k $\Omega$ internal pulldown resistor between PWM and GND.
D3	HWEN	1	Active high chip enable; 300-k $\Omega$ internal pulldown resistor between HWEN and GND.
D4	LCM_SW	0	LCD bias boost inductor connection
E1	LED2	I	Current sink 2 input. Connect the cathode of LED string 2 to this pin. Leave this pin disconnected if not used.



# Pin Functions (continued)

	PIN		DESCRIPTION		
NUMBER NAME		ITPE	DESCRIPTION		
E2	AGND	_	Analog ground connection. Connect AGND directly to GND on the PCB.		
E3	LCM_GND	LCM_GND — LCD bias boost GND connection. Connect LCM_GND to the negative terminal of the LCD bias output capacitor.			
E4	BL_GND	_	Backlight boost output capacitor GND connection		
F1	LED1	I	Current sink 1 input. Connect the cathode of LED string 1 to this pin. Leave this pin disconnected if not used.		
F2	BL_OUT	0	Backlight boost output voltage sense connection. Connect to the positive terminal of backlight boost output capacitor.		
F3	BL_SW	0	Backlight boost inductor connection		
F4	BL_SW	0	Backlight boost inductor connection		

Submit Documentation Feedback



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
Voltage on IN, HWEN, LCM_EN1, LCM_EN2, SCL, SDA, PWM	-0.3	6	V
Voltage on LCM_SW, LCM_OUT, VPOS, C+	-0.3	9	V
Voltage on VNEG, C-	-7	0.3	V
Voltage on BL_SW	-0.3	35	V
Voltage on BL_OUT, LED1, LED2	-0.3	30	V
Continuous power dissipation	Internally	limited	
Maximum junction temperature, T <sub>J(MAX)</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-45	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)(1) (2)

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	2.7	5	V
Operating ambient temperature, T <sub>A</sub> <sup>(3)</sup>	-40	85	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.4 Thermal Information

		LM36272	
	THERMAL METRIC <sup>(1)</sup>	DSBGA (YFF)	UNIT
		(24 PINS)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.1	°C/W
$R_{\theta JC}$	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	11.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltages are with respect to the potential at the AGND pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to the potential at the AGND pin.

<sup>(3)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (R<sub>0JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> - (R<sub>0JA</sub> × P<sub>D-MAX</sub>).



#### 6.5 Electrical Characteristics

Unless otherwise specified, typical limits apply at 25°C, minimum and maximum limits apply over the full operating ambient temperature range ( $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$ ), and  $V_{IN} = 3.6 \text{ V}$ .

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
CURRENT CO	NSUMPTION						
I <sub>SD</sub>	Shutdown current	HWEN = 0			0.2	2.8	μΑ
IQ	Quiescent current, device not switching	HWEN = V <sub>IN</sub> , LCM b	poost disabled		1	7	μΑ
I <sub>LCM_EN</sub> Bias power no load supply current		VPOS, VNEG enable backlight boost disable application circuit (no	oled, typical		0.5	10	μA
BACKLIGHT L	ED CURRENT SINKS (LED1, LED2,	LED3, LED4)					
I <sub>LED_MAX</sub>	Maximum output current (per string)	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}$ , lin exponential mode	ear or		30		mA
I <sub>LED</sub>	LED current accuracy <sup>(1)</sup>	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}, 60$ mA, linear or expone		-3%		3%	
I <sub>MATCH</sub>	I <sub>LED</sub> current matching <sup>(2)</sup>	2.7 V ≤ V <sub>IN</sub> ≤ 5 V, 60 µA ≤ I <sub>LED</sub> ≤ 30 mA, linear or exponential mode		-2%	0.2%	2%	
I <sub>LED_MIN</sub>	Minimum LED current (per string)	Linear or exponentia	l mode		60		μA
	LED current step size (code to				0.3%		
I <sub>STEP</sub>	code)	Linear mode			14.63		μA
BACKLIGHT B	OOST						
		ON threshold, 2.7 V ≤ V <sub>IN</sub> ≤ 5 V	011 to 111	28.5	29	29.5	V
O) /D #b == = b = l d			010	24.5	25	25.5	
OVP threshold			001	20.5	21	21.5	
			000	16.3	17	17.7	
OVP hysteresis		OFF threshold			0.5		V
Efficiency	Boost efficiency	$V_{IN} = 3.6 \text{ V}, I_{BLED} = 5$ $(P_{OUT}/P_{IN}), \text{ Typical A}$ (not ATE tested)			90%		
	Regulated current-sink headroom	I <sub>LED</sub> = 30 mA			310		mV
$V_{HR}$	voltage (boost feedback voltage)	I <sub>LED</sub> = 5 mA			120		mV
V <sub>HR_MIN</sub>	Current-sink minimum headroom voltage	I <sub>LED</sub> = 95% of nomina	al, I <sub>LED</sub> = 5 mA		30	50	mV
R <sub>DSON</sub>	NMOS switch on resistance	I <sub>SW</sub> = 250 mA			0.2		Ω
			00	792	900	1008	mA
la.	NMOS switch current limit	2.7 V ≤ V <sub>IN</sub> ≤ 5 V	01	1056	1200	1344	mA
I <sub>CL</sub>	NIVIOS SWIGH CUHERI IIIIII	2.1 V = V N = 0 V	10	1320	1500	1680	mA
			11	1584	1800	2016	mA
for our	Switching frequency	271/21/251/	500-kHz mode	450	500	550	kHz
f <sub>BL_SW</sub>	Switching frequency	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}$ $1-\text{MHz mode}$		900	1000	1100	NI IZ
D <sub>MAX</sub>	Maximum duty cycle	$V_{IN} = 2.7 \text{ V}, f_{LED\_SW}$	= 1 MHz	93%	94%		
DEVICE PROT	ECTION					,	
TSD	Thermal shutdown	Not ATE tested			140		°C

<sup>(1)</sup> Output current accuracy is the difference between the actual value of the output current and programmed value of this current.

LED current matching is the maximum difference between any string current and the average string current, divided by the average string current. This is calculated as  $(I_{LEDX} - I_{LED\_AVE}) / I_{LED\_AVE} \times 100$ . (3) LED current step size from code to code in exponential mode is typically 0.304%, given as  $(1 - (I_{LED(CODE+1}) / I_{LED(CODE)})$ .



# **Electrical Characteristics (continued)**

Unless otherwise specified, typical limits apply at 25°C, minimum and maximum limits apply over the full operating ambient temperature range ( $-40^{\circ}$ C  $\leq T_{\wedge} \leq 85^{\circ}$ C), and  $V_{\text{IN}} = 3.6 \text{ V}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DISPLAY BIAS (	LCM BOOST)				l.	
V <sub>OVP_LCM</sub>	LCM bias boost overvoltage protection	On threshold, 2.7 V ≤ V <sub>IN</sub> ≤ 5 V		7.8		V
$f_{LCM\_SW}$	Switching frequency (4)	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V} \text{ (continuous conduction mode)}$		2500		kHz
	LCM boost output voltage range		4		7.15	V
V <sub>LCM_OUT</sub>	Efficiency	V <sub>IN</sub> = 3.6 V, V <sub>LCM_OUT</sub> = 5.9 V, 6 mA < I <sub>LCM_OUT</sub> < 160mA, Typical Application Circuit (not ATE tested)		92%		
	Output voltage step size			50		mV
I <sub>LCM_BOOST_CL</sub>	Valley current limit			1000		mA
R <sub>DSON_LCM</sub>	High-side MOSFET on resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}$		170		mΩ
NDSON_LCM	Low-side MOSFET on Resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}$		290		11122
V <sub>LCM_OUT_</sub> RIPPLE	Peak-to-peak ripple voltage (4)	$I_{LOAD\_LCM\_BOOST}$ = 5 mA and 50 mA, $C_{BST}$ = 20 $\mu F$		50		mVpp
V <sub>LCM_OUT_LINE_</sub> TRANSIENT	LCM_OUT line transient response (4)	$V_{\text{IN}}$ + 500 mVp-p AC square wave, Tr = 100 mV/ $\mu$ s, 200 Hz, 12.5% DS at 5 mA, $I_{\text{LOAD}}$ = 5 mA, $C_{\text{IN}}$ = 10 $\mu$ F	-50	±25	50	mV
V <sub>LCM_OUT_LOAD_</sub> TRANSIENT	LCM_OUT load transient response (4)	0 mA to 150 mA, $t_{RISE/FALL}$ = 100 mA/ $\mu$ s, $C_{IN}$ = 10 $\mu$ F	-150		150	mV
t <sub>LCM_OUT_ST</sub>	Start-up time (LCM_OUT), V <sub>LCM_OUT</sub> = 10% to 90% <sup>(4)</sup>	C <sub>LCM_OUT</sub> = 20 μF			1000	μs
DISPLAY BIAS I	POSITIVE OUTPUT (VPOS)					
	Programmable output voltage range		4		6.5	V
$V_{VPOS}$	Output voltage step size			50		mV
	Output voltage accuracy	Output voltage = 5.4 V	-1.5%		1.5%	
I <sub>VPOS_MAX</sub>	Maximum output current		80			mA
I <sub>VPOS_CL</sub>	Output current limit			180		mA
I <sub>RUSH_PK_VPOS</sub>	Peak start-up inrush current <sup>(4)</sup>	$V_{LCM\_OUT}$ = 6.3 V, $V_{POS}$ = 5.8 V, $C_{VPOS}$ = 10 $\mu F$ (nominal)			250	mA
V <sub>VPOS</sub> _ LINE_TRANSIENT	LDO_VPOS line transient response <sup>(4)</sup>	$V_{IN}$ + 500 mVp-p AC square wave, Tr = 100 mV/ $\mu$ s, 200 Hz at 25 mA, $C_{IN}$ = 10 $\mu$ F (nominal)	-50		50	mV
V <sub>VPOS_LOAD_TRA</sub>	LDO_VPOS load transient response (4)	Load current step 0 mA to 50 mA, C <sub>VPOS</sub> = 10 µF (nominal)	-50		50	mV
V <sub>VPOS_DC_REG</sub>	DC load regulation (4)	0 mA ≤ I <sub>LOAD_VPOS</sub> ≤ I <sub>LOAD_VPOS_MAX</sub>			20	mV
V <sub>DO_VPOS</sub>	VPOS dropout voltage <sup>(5)</sup>	I <sub>LOAD_VPOS</sub> = I <sub>LOAD_VPOS_MAX</sub> V <sub>VPOS</sub> = 5.7 V			160	mV
PSSR <sub>VPOS</sub>	Power supply rejection ratio (LDO_VPOS) <sup>(4)</sup>	f = 10 Hz to 500 kHz at I <sub>MAX</sub> /2 V <sub>LCM_OUT</sub> - V <sub>VPOS</sub> $\geq$ 300 mV	25			dB
t <sub>ST_VPOS</sub>	Start-up time (LDO_VPOS) <sup>(6)</sup> $V_{VPOS} = 10\% \text{ to } 90\%^{(4)}$	C <sub>VPOS</sub> = 10 μF v		800		μs
R <sub>PD_VPOS</sub>	Output pulldown resistor (VPOS)	VPOS pulldown in shutdown	30	80	270	Ω
Pulldown resistance on LCM_EN1		Not ATE tested		300		kΩ

Limits set by characterization and/or simulation only.  $V_{\text{IN\_VPOS}} - V_{\text{VPOS}}$  when  $V_{\text{VPOS}}$  has dropped 100 mV below target. Typical value only for information. (5)



# **Electrical Characteristics (continued)**

Unless otherwise specified, typical limits apply at 25°C, minimum and maximum limits apply over the full operating ambient temperature range (-40°C  $\leq T_{A} \leq 85$ °C), and  $V_{IN} = 3.6$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DISPLAY BIAS N	NEGATIVE OUTPUT (VNEG)					
V <sub>NEG_SHORT</sub>	NEG output short circuit protection	V <sub>NEG</sub> to CP_GND, VNEG rises to % of target		84%		
	Efficiency <sup>(6)</sup>	$V_{LCM\_OUT}$ = 5.7 V, $V_{NEG}$ = -5.4 V, $I_{NEG}$ > -5 mA		92%		
$V_{VNEG}$	Programmable output voltage range		-6.5		-4	V
	Output voltage step size			50		mV
	Output accuracy	Output voltage = -5.4 V	-1.5%		1.5%	
I <sub>LOAD_VNEG_MAX</sub>	Maximum output current	$V_{LCM\_OUT} = 5.9 \text{ V}, V_{NEG} = -5.4 \text{ V}$	80			mA
I <sub>VNEG_CL</sub>	Output current limit			135		mA
		Q1		350		
R <sub>DSON_VNEG</sub>	CP FET ON resistance	Q2		240		$m\Omega$
		Q3		240		
V <sub>VNEG_RIPPLE</sub>	Peak-to-peak ripple voltage (4)	$I_{NEG} = -5$ mA and $-50$ mA, $C_{VNEG} = 10 \mu F$ (nominal)			60	mVpp
V <sub>VNEG_LINE_TRAN</sub> SIENT	VNEG line transient response (4)	V <sub>IN</sub> + 500 mVp-p AC square wave, 100 mV/µs 200 Hz, 12.5% duty at 5 mA	-50	±25	50	mV
V <sub>VNEG_LOAD_TRA</sub> NSIENT	V <sub>VNEG</sub> load transient response (4)	0 to –50 mA step, $t_{RISE/FALL}$ = 1 $\mu s$ , $C_{VNEG}$ = 10 $\mu F$ (nominal)			100	mV
t <sub>SU_VNEG</sub>	$V_{VNEG}$ start-up time, $V_{VNEG}$ = 10% to 90% $^{(4)}$	$V_{VNEG}$ = -6.5 V, $C_{VNEG}$ = 10 $\mu F$ (nominal)			1	ms
R <sub>VNEG</sub>	Output pullup resistor (VNEG to CP_GND) (4)	VNEG pullup in shutdown		6	20	Ω
Pulldown resistance on LCM_EN2		Not ATE tested		300		kΩ
PWM INPUT					I	
$f_{\sf PWM\ INPUT}$	PWM input frequency <sup>(6)</sup>	2.7 V ≤ V <sub>IN</sub> ≤ 5 V	50		50000	Hz
- · · · · · · · · · · · · · · · · · · ·		24-MHz sample rate	183.3			
t <sub>MIN_ON</sub>	Minimum pulse ON time <sup>(4)</sup>	4-MHz sample rate	1100			ns
==	·	1-MHz sample rate	4400			
		24-MHz sample rate	183.3			
t <sub>MIN_OFF</sub>	Minimum pulse OFF timet (4)	4-MHz sample rate	1100			ns
<u>.</u>	·	1-MHz sample rate	4400			
t <sub>START-UP</sub>	Turnon delay from PWM = 0 to PWM = 50% duty cycle	4-MHz sample rate		3.5		ms
PWM <sub>RES</sub>	PWM input resolution	50 Hz < f <sub>PWM</sub> < 11 kHz		11		bits
<u></u>	-	Filter = 00		0		
		Filter = 01		100		
t <sub>GLITCH</sub>	PWM input glitch rejection	Filter = 10		150		ns
		Filter = 11		200		
LOGIC INPUTS	PWM, HWEN, EN_POS, EN_NEG, S					
V <sub>IL</sub>	Input logic low	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}$	0		0.4	V
V <sub>IH</sub>	Input logic high	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}$	1.2		V <sub>IN</sub>	V
LOGIC OUTPUT		- IIN	•••		· IIN	•
V <sub>OL</sub>	Output logic low	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}, \text{I}_{\text{OL}} = 3 \text{ mA}$			0.4	V
* OL	Sarpar logio low	v - v <sub>IN</sub> - o v, iOL - o iiiA			0.7	v



# 6.6 I<sup>2</sup>C Timing Requirements (Fast Mode)

Over operating free-air temperature range; limits apply over 2.5 V  $\leq$  V  $_{IN}$   $\leq$  5 V (unless otherwise noted). See Figure 1.

			MIN	MAX	UNIT
t <sub>LOW_SCL</sub>	SCL low clock period		0.5		μs
t <sub>HIGH_SCL</sub>	SCL high clock period		0.26		μs
$f_{SCL}$	SCL clock frequency		1		MHz
t <sub>SU_DAT</sub>	Data in setup time to SCL high		50		ns
t <sub>V_DAT</sub>	Data valid time			0.45	μs
t <sub>HD_DAT</sub>	Data out stable after SCL low		0		
t <sub>START</sub>	SDA low setup time to SCL low (start)		260		ns
t <sub>STOP</sub>	SDA high hold time after SCL high (stop)		260		ns
t <sub>RISE</sub>	SDA/SCL rise time	$V_{PULLUP}$ = 1.8 V, $R_{PULLUP}$ = 1 k $\Omega$ , $C_{BUS}$ = 100 pF		120	ns
t <sub>FALL</sub>	SDA/SCL fall time	$V_{PULLUP}$ = 1.8 V, $R_{PULLUP}$ = 1 k $\Omega$ , $C_{BUS}$ = 100 pF		120	ns





Figure 1. I<sup>2</sup>C Timing Parameters

# TEXAS INSTRUMENTS

# 6.7 Typical Characteristics

Ambient temperature is 25°C and V<sub>IN</sub> is 3.7 V unless otherwise noted.




Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

Ambient temperature is 25°C and  $V_{\text{IN}}$  is 3.7 V unless otherwise noted.




Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

Ambient temperature is 25°C and  $V_{\text{IN}}$  is 3.7 V unless otherwise noted.




Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

Ambient temperature is 25°C and  $V_{\text{IN}}$  is 3.7 V unless otherwise noted.




Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback



# **Typical Characteristics (continued)**

Ambient temperature is 25°C and  $V_{\text{IN}}$  is 3.7 V unless otherwise noted.





# 7 Detailed Description

#### 7.1 Overview

The LM36272 is a single-chip, complete backlight and LCM power solution. The device operates over the 2.7-V to 5-V input voltage range.

The backlight block consists of an inductive boost plus two current sink white-LED drivers designed to power from one to two LED strings with up to eight LEDs each (up to 28 V typical), with a maximum of 30 mA per string. A higher number of LEDs per string can be supported if the total output power requirement for the boost does not exceed 2.5 Watts. The power for the LED strings comes from an integrated asynchronous backlight boost converter with three selectable switching frequencies to optimize performance or solution area. LED current is regulated by the low-headroom current sinks. The inductive backlight boost automatically adjusts its output voltage to keep the active current sinks in regulation, while minimizing current sink headroom voltage. The 11-bit LED current is set via an I<sup>2</sup>C interface, via a logic level PWM input, or a combination of both.


The LCM bias power portion of the LM36272 consists of a synchronous LCM bias boost converter, inverting charge pump, and an integrated LDO. The LCM positive bias voltage VPOS (up to 6.5 V) is post-regulated from the LCM bias boost converter output voltage. The LCM negative bias voltage VNEG (down to -6.5 V) is generated from the LCM bias boost converter output using a regulated inverting charge pump.

The LM36272 flexible control interface consists of an HWEN active low reset input, LCM\_EN1 and LCM\_EN2 inputs for VPOS and VNEG enable control, PWM input for content adaptive backlight control (CABC), and an I<sup>2</sup>C-compatible interface.

Additionally, there is a flag register with flag and status bits. The user can read back this register and determine if a fault or warning message has been generated.



#### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

# 7.3 Features Description

# 7.3.1 Enabling the LM36272

The LM36272 has a logic level input HWEN which serves as the master enable/disable for the device. When HWEN is low the device is disabled, the registers are reset to their default state, the I<sup>2</sup>C bus is inactive, and the device is placed in a low-power shutdown mode. When HWEN is forced high the device is enabled, and I<sup>2</sup>C writes are allowed to the device.




#### **Features Description (continued)**

# 7.3.2 Backlight

The high voltage required by the LED strings is generated with an asynchronous backlight boost converter. An adaptive voltage control loop automatically adjusts the output voltage based on the voltage over the LED drivers LED1 and LED2. The LM36272 has three switching frequency modes, 1 MHz, 500 kHz, and 250 kHz. These are set via the BL\_FREQ Select bit, register 0x03 bit[7] and by utilizing the auto-frequency feature (refer to *Auto Switching Frequency*). Operation in low-frequency mode results in better efficiency at lighter load currents due to the decreased switching losses. Operation in high-frequency mode gives better efficiency at higher load currents due to the reduced inductor current ripple and the resulting lower conduction losses in the MOSFET and inductor.



# **Features Description (continued)**



Copyright © 2017, Texas Instruments Incorporated

Figure 30. Backlight Block Diagram

Submit Documentation Feedback



## **Features Description (continued)**

#### 7.3.2.1 Current Sink Enable

Each current sink in the device has a separate enable input. This allows for a one-string or two-string application. Once the correct LED string configuration is programmed and a non-zero code is written to the brightness registers, the device can be enabled by writing the backlight enable bit high (register 0x08 bit[4]).

The default settings for the device are backlight enable bit set to 0, all backlight strings disabled, PWM input disabled, linear mapped mode, and the brightness level set to 30 mA per string.

When PWM is enabled, the LM36272 actively monitors the PWM input. After a non-zero PWM duty cycle is detected, the LM36272 multiplies the duty cycle with the programmed  $I^2C$  brightness code to give an 11-bit brightness value between 60  $\mu$ A and 30 mA. Figure 31 and Figure 32 describe the start-up timing for operation with  $I^2C$  controlled current and with PWM controlled current.




Figure 31. Enabling the LM36272 via I<sup>2</sup>C




Figure 32. Enabling the LM36272 via PWM

The LM36272 backlight can be enabled or disabled in various ways. When disabled, the device is considered shut down, and the quiescent current drops to  $I_{SHDN}$ . When the device is in standby, it returns to the  $I_{STANDBY}$  current level retaining all programmed register values. Table 1 describes the different backlight operating states for the LM36272.

# TEXAS INSTRUMENTS

## **Features Description (continued)**

#### **Table 1. Backlight Operating Modes**

HWEN	BL_EN 0x08[4]	PWM INPUT	I <sup>2</sup> C BRIGHTNESS 0x05[7:0] 0x04[2:0]	CURRENT SINK ENABLES 0x08[1:0]	PWM EN 0x02[0]	PWM RAMP 0x02[1]	FEEDBACK DISABLES 0x10[4:3]	MAPPING MODE 0x02[3]	ACTION
0	Х	Х	X	Х	Х	Х	Х	Х	Shutdown
1	0	X	X	X	Х	Х	X	X	Standby <sup>(1)</sup>
1	1	Х	0x000	00	Х	Х	Х	Х	Standby <sup>(1)</sup>
1	1	Х	≥0x001	≥01	0	х	<11	0 = Exponential Mode 1 = Linear Mode	-Backlight boost enabled -Selected current sink(s) enabled -I <sup>2</sup> C control only
1	1	Duty cycle = 0	х	≥01	1	Х	<11	Х	Standby <sup>(1)</sup>
1	1	Duty cycle > 0	≥0x001	≥01	1	0	<11	0 = Exponential Mode 1 = Linear Mode	-Backlight boost enabled -Selected current sink(s) enabled -I <sup>2</sup> C × PWM (after ramper) -No ramp between PWM duty- cycle change
1	1	Duty cycle > 0	≥0x001	≥01	1	1	<11	0 = Exponential Mode 1 = Linear Mode	-Backlight boost enabled -Selected current sink(s) enabled -I <sup>2</sup> C × PWM (before ramper)
1	1	Duty cycle > 0	≥0x001	≥01	1	0	11	0 = Exponential Mode 1 = Linear Mode	-Backlight boost disabled -Selected current sink(s) enabled -I <sup>2</sup> C × PWM (after ramper)
1	1	Duty cycle > 0	≥0x001	≥01	1	1	11	0 = Exponential Mode 1 = Linear Mode	-Backlight boost disabled -Selected current sink(s) enabled -I <sup>2</sup> C × PWM (before ramper)

<sup>(1)</sup> Standby implies the backlight boost and current sinks are shut down. Register writes are still possible. Shutdown implies that the device is in reset and no I<sup>2</sup>C communication is possible.

#### 7.3.2.2 Brightness Mapping

There are two different ways to map the brightness code (or PWM duty cycle) to the LED current: linear and exponential mapping.

#### 7.3.2.2.1 Linear Mapping

For linear mapped mode the LED current increases proportionally to the 11-bit brightness code and follows the relationship:

$$I_{I ED} = 45.37 \,\mu\text{A} + 14.63 \,\mu\text{A} \times \text{Code}$$
 (1)

This is valid from codes 1 to 2047. Code 0 programs 0 current. Code is an 11-bit code that can be the I<sup>2</sup>C brightness code or the product of the I<sup>2</sup>C brightness code and the PWM duty cycle.

#### 7.3.2.2.2 Exponential Mapping

In exponential mapped mode the LED current follows the relationship:

$$I_{LED} = 60 \ \mu A \times 1.003040572^{Code}$$
 (2)

This results in an LED current step size of approximately 0.304% per code. This is valid for codes from 1 to 2047. Code 0 programs 0 current. Code is an 11-bit code that can be the I<sup>2</sup>C brightness code or the product of the I<sup>2</sup>C brightness code and the PWM duty cycle. Figure 33 details the LED current exponential response.

The 11-bit (0.304%) per code step is small enough such that the transition from one code to the next in terms of LED brightness is not distinguishable to the eye. This, therefore, gives a perfectly smooth brightness increase between adjacent codes.






Figure 33. LED Current vs Brightness Code (Exponential Mapping)

#### 7.3.2.3 Backlight Brightness Control Modes

The LM36272 has 2 brightness control modes:

- 1. I<sup>2</sup>C only brightness control
- 2.  $I^2C \times PWM$  brightness control

#### 7.3.2.3.1 I<sup>2</sup>C Brightness Control (PWM Pin Disabled)

If the PWM pin is disabled the I<sup>2</sup>C brightness registers are in control of the LED current, and the PWM input is disabled. The brightness data (BRT) is the concatenation of the two brightness registers (3 LSBs) and (8 MSBs) (registers 0x04 and 0x05, respectively). The LED current only changes when the MSBs are written, meaning that to do a full 11-bit current change via I<sup>2</sup>C, first the 3 LSBs are written and then the 8 MSBs are written. In this mode the ramper only controls the time from one I<sup>2</sup>C brightness set-point to the next Figure 34.




Figure 34. I<sup>2</sup>C Only Brightness Control



#### 7.3.2.3.2 I<sup>2</sup>C × PWM Brightness Control (PWM Pin Enabled)

If the PWM pin is enabled both the I<sup>2</sup>C brightness code and the PWM duty-cycle control the LED current.

With linear mapping the PWM duty cycle-to-current response is approximated by Equation 3:

$$I_{LED} = 45.37 \,\mu\text{A} + 14.63 \,\mu\text{A} \times I^2\text{C BRGT CODE} \times \text{PWM D/C}$$
(3)

With exponential mapping the PWM duty cycle-to-current response is approximated by Equation 4:

$$I_{LED} = 60 \,\mu\text{A} \times 1.003040572^{I2C} \,\text{BRGT CODE} \times \text{PWM D/C}$$
 (4)

### 7.3.2.3.2.1 PWM Ramper

The PWM ramp option (register 0x02 bit[1]) determines whether the ramper is active or inactive during a change in PWM duty cycle.

The ramper smooths the transition from one brightness value to another. Ramp time can be adjusted from 0 ms to 8000 ms with LED Current Ramp [3:0] bits (register 0x03 bits [6:3]). Ramp time is used for sloping both up and down. Ramp time always remains the same regardless of the amount of change in brightness.

In PWM mode the behavior of the ramper depends on the state of the PWM Ramp bit (register 0x02, bit [1]). If the PWM Ramp bit is set to 0, there is no LED current ramping between PWM duty cycle changes. The PWM duty cycle is multiplied with the  $I^2C$  brightness code at the output of the ramper (see Figure 35). If this bit is set to 1, ramping is achieved between  $I^2C \times PWM$  currents (see Figure 36).




Figure 35. (I<sup>2</sup>C + PWM) Brightness Control, PWM Ramper Disabled






Figure 36. (I<sup>2</sup>C + PWM) Brightness Control, PWM Ramper Enabled

#### 7.3.2.4 Boost Switching Frequency

The M36272 has two programmable switching frequencies: 500 kHz and 1 MHz. These are set via the Backlight Configuration 2 register (register 0x03 bit [7]). Operation at 1 MHz is primarily beneficial when efficiency at high load current is more important. For maximum efficiency across the entire load current range the device incorporates an automatic frequency shift mode (see *Auto Switching Frequency*).

#### 7.3.2.4.1 Minimum Inductor Select

The LM36272 can use inductors in the range of 4.7  $\mu$ H to 15  $\mu$ H. In order to optimize the converter response to changes in V<sub>IN</sub> and load, the Backlight Boost L Select bits (register 0x11 bits [7:6]) must be selected depending on the nominal value of inductance chosen.

#### 7.3.2.5 Boost Feedback Gain Select

The Boost Integral and Proportional Feedback Gain Select bits in Option 2 register (bits [3:2] and bits[5:4] in register 0x11) contain adjustment parameters for the LM36272 internal loop gain. The optimized settings using a 1-uF capacitor at BL OUT are the default settings of 01 and 11 for Integral and Proportional, respectively.

#### 7.3.2.6 Auto Switching Frequency

To take advantage of frequency vs load dependent losses, the LM36272 can automatically change the boost switching frequency based on the programmed brightness code. In addition to the register programmable switching frequencies of 500 kHz and 1 MHz, the auto-frequency mode also incorporates a low-frequency selection of 250 kHz. It is important to note that the 250-kHz frequency is only accessible in auto-frequency mode and has a maximum boost duty cycle ( $D_{MAX}$ ) of 50%.

Auto-frequency mode operates by using two programmable registers (Backlight Auto Frequency Low Threshold (register 0x06) and Backlight Auto Frequency High Threshold (register 0x07)). The high threshold determines the switchover from 1 MHz to 500 kHz. The low threshold determines the switchover from 500 kHz to 250 kHz. Both the High and Low Threshold registers take an 8-bit code which is compared against the 8 MSB of the brightness register (register 0x05). Table 2 details the boundaries for this mode.

**Table 2. Auto Switching Frequency Operation** 

BRIGHTNESS CODE MSBs (Register 0x05 bits[7:0])	BOOST SWITCHING FREQUENCY
< Auto Frequency Low Threshold (register 06 Bits[7:0])	250 kHz (D <sub>MAX</sub> = 50%)



#### Table 2. Auto Switching Frequency Operation (continued)

BRIGHTNESS CODE MSBs (Register 0x05 bits[7:0])	BOOST SWITCHING FREQUENCY
> Auto Frequency Low Threshold (Register 06 Bits[7:0]) and < Auto Frequency High Threshold (Register 07 Bits[7:0])	500 kHz
≥ Auto Frequency High Threshold (register 07 Bits[7:0])	1 MHz

Automatic-frequency mode is enabled whenever there is a non-zero code in either the Auto-Frequency High or Auto-Frequency Low registers. To disable the auto-frequency shift mode, set both registers to 0x00. When automatic-frequency select mode is disabled, the switching frequency operates at the programmed frequency (Register 0x03 bit[7]) across the entire LED current range. Table 3 provides a guideline for selecting the auto frequency threshold settings at  $V_{\rm IN}=3.7$  V. The actual setting must be verified in the application and optimized for the desired input voltage range.

Table 3. Auto Frequency Threshold Settings Examples,  $V_{IN} = 3.7 \text{ V}$ 

CONDITION (V <sub>f</sub> = 3.35 V at I <sub>LED</sub> = 30 mA)	INDUCTOR (µH)	RECOMMENDED AUTO FREQUENCY HIGH THRESHOLD	RECOMMENDED AUTO FREQUENCY LOW THRESHOLD
2 × 4 LEDs	10	0x65 (12 mA)	0x43 (8 mA)
2 × 5 LEDs	10	0x5C (11 mA)	0x42 (7.9 mA)
2 × 6 LEDs	10	0x54 (10 mA)	0x3F (7.5 mA)
2 x 7 LEDs	10	0x4F (9.4 mA)	0x36 (6.5 mA)
2 x 8 LEDs 10		0x65 (12 mA)	0x3F (7.5 mA)

#### 7.3.2.7 **PWM Input**

The PWM input is a sampled input which converts the input duty cycle information into an 11-bit brightness code. The use of a sampled input eliminates any noise and current ripple that traditional PWM controlled LED drivers are susceptible to. It also allows the PWM duty cycle to LED current response to have the same high accuracy and matching that is offered in the I<sup>2</sup>C brightness control.

The PWM input uses logic level thresholds with  $V_{IH\_MIN} = 1.25 \text{ V}$  and  $V_{IL\_MAX} = 0.4 \text{ V}$ . Because this is a sampled input, there are limits on the maximum PWM input frequency as well as the resolution that can be achieved.

#### 7.3.2.7.1 PWM Sample Frequency

There are three selectable sample rates for the PWM input. The choice of sample rate depends on three factors:

- 1. Required PWM resolution (input duty cycle to brightness code, with 11 bits maximum)
- 2. PWM input frequency
- 3. Efficiency

#### 7.3.2.7.1.1 PWM Resolution and Input Frequency Range

The PWM input frequency range is 50 Hz to 50 kHz. To achieve the full 11-bit maximum resolution of PWM duty cycle to the LED brightness code (BRT), the input PWM duty cycle must be  $\geq$  11 bits, and the PWM sample period (1/ $f_{\text{SAMPLE}}$ ) must be smaller than the minimum PWM input pulse width. Figure 37 shows the possible brightness code resolutions based on the input PWM frequency. The minimum PWM frequency for each PWM sample rate is described in *PWM Timeout*.






Figure 37. PWM Sample Rate, Resolution, and PWM Input Frequency

#### 7.3.2.7.1.2 PWM Sample Rate and Efficiency

Efficiency is maximized when the lowest  $f_{\mathsf{SAMPLE}}$  is chosen because this lowers the quiescent operating current of the device. Table 4 describes the typical efficiency tradeoffs for the different sample clock settings.

TYPICAL INPUT CURRENT, DEVICE ENABLED PWM SAMPLE RATE (f<sub>SAMPLE</sub>) TYPICAL EFFICIENCY  $I_{LFD} = 10 \text{ mA/string}, 2 \times 6 \text{ LEDs}$ 0x12 Bit[0]  $f_{\rm SW}$  = 1 MHz 0x03 Bit[2]  $V_{IN} = 3.7 \text{ V}$ 0 0 1.573 mA 87.7% 1 n 1.635 mA 87.65% Χ 1 2.358 mA 87%

**Table 4. PWM Sample Rate Trade-Offs** 

#### 7.3.2.7.1.2.1 PWM Sample Rate Example

The number of bits of resolution on the PWM input varies according to the PWM sample rate and PWM input frequency (see Table 5).

**PWM RESOLUTION RESOLUTION RESOLUTION FREQUENCY** (PWM SAMPLE RATE = 1 MHz) (PWM SAMPLE RATE = 4 MHz) (PWM SAMPLE RATE = 24 MHz) (kHz) 11 0.4 11 2 9 11 11 12 6.4 8.4 11

Table 5. PWM Resolution vs PWM Sample Rate


#### 7.3.2.7.2 PWM Hysteresis

To prevent jitter at the input PWM signal from feeding through the PWM path and causing oscillations in the LED current, the LM36272 offers 4 selectable hysteresis settings. The hysteresis options for the 1-MHz and 4-MHz PWM sample rate settings are 1, 2, 4, and 6 bits and for the 24-MHz PWM sample rate setting 0, 1, 2, and 3 bits. The hysteresis works by forcing a specific number of 11-bit LSB code transitions to occur in the input duty cycle before the LED current changes. Table 6 describes the hysteresis. The hysteresis only applies during the change in direction of brightness currents. Once a change in the direction of the LED current has taken place, the PWM input must over come the required LSB(s) of the hysteresis setting before the brightness change takes effect. Once the initial hysteresis has been overcome and the direction in brightness change remains the same, the PWM to current response changes with no hysteresis.



**Table 6. PWM Input Hysteresis** 

	MIN CHANGE IN PWM PULSE WIDTH (Δt)	MIN CHANGE IN PWM DUTY CYCLE (ΔD)	MIN (ΔI <sub>LED</sub> ), INCREASE FOR INITIAL CODE CHANGE		
HYSTERESIS SETTING (0x03 Bits[1:0])	REQUIRED TO CHANGE LED CURRENT, AFTER DIRECTION CHANGE (for f <sub>PWM</sub> < 11.7 kHz)	REQUIRED TO CHANGE LED CURRENT AFTER DIRECTION CHANGE	EXPONENTIAL MODE	LINEAR MODE	
0 LSB (24 MHz sample rate only)	$1/(f_{PWM} \times 2047)$	0.05%	0.30%	0.05%	
1 LSB	$1/(f_{PWM} \times 1023)$	0.10%	0.61%	0.10%	
2 LSBs	$1/(f_{PWM} \times 511)$	0.20%	1.21%	0.20%	
3 LSBs (24-MHz sample rate only)	$1/(f_{PWM} \times 255)$	0.39%	2.40%	0.39%	
4 LSBs (1-MHz and 4- MHz sample rate only)	1/(f <sub>PWM</sub> × 127)	0.78%	4.74%	0.78%	
6 LSBs (1-MHz and 4- MHz sample rate only )	$1/(f_{\rm PWM} \times 31)$	3.12%	17.66%	3.12%	



- D is  $t_{JITTER}$  x  $f_{PWM}$  or equal to #LSB's =  $\Delta D$  x 2048 codes.
- For 11-bit resolution, #LSBs is equal to a hysteresis setting of LN(#LSB's)/LN(2).
- For example, with a  $t_{JITTER}$  of 1  $\mu$ s and a  $f_{PWM}$  of 5 kHz, the hysteresis setting should be: LN(1  $\mu$  s x 5 kHz x 2048)/LN(2) = 3.35 (4 LSBs).

Figure 38. PWM Hysteresis Example

#### 7.3.2.7.3 PWM Step Response

The LED current response due to a step change in the PWM input is approximately 2 ms to go from minimum LED current to maximum LED current.

#### 7.3.2.7.4 PWM Timeout

The LM36272 PWM timeout feature turns off the boost output when the PWM is enabled and there is no PWM pulse detected. The timeout duration changes based on the PWM sample rate selected which results in a minimum supported PWM input frequency. The sample rate, timeout, and minimum supported PWM frequency are summarized in Table 7.

Product Folder Links: LM36272

Copyright © 2016-2017, Texas Instruments Incorporated



Table 7. PWM Timeout and Minimum Supported PWM Frequency vs PWM Sample Rate

SAMPLE RATE	TIMEOUT	MINIMUM SUPPORTED PWM FREQUENCY		
1 MHz	25 msec	48 Hz		
4 MHz	3 msec	400 Hz		
24 MHz	0.6 msec	2000 Hz		

#### 7.3.2.7.5 PWM-to-Digital Code Readback

In PWM mode, registers 0x12 and 0x13 contain the PWM duty cycle to the 11-bit code conversion information. Register 0x12 contains the 8 LSBs of the brightness code and register 0x13 the 3 MSBs. To translate this reading to the actual LED current setting of the LM36272, convert it to the corresponding duty cycle and multiply it by the brightness level setting in the brightness registers (0x04 and 0x05). For example, if the 11-bit brightness code is set to 0x554 (decimal 1364) and the PWM-to-digital code readback is 0x3FF (decimal 1023) in linear mode, the expected LED current is approximately:  $I_{LED} = 45.37 \mu A + ((1023 / 2047) \times 14.63 \times 1364) \mu A = 10.018 \text{ mA}$  (approximately 50% duty cycle).

#### 7.3.2.8 Regulated Headroom Voltage

In order to optimize efficiency, current accuracy, and string-to-string matching the LED current sink regulated headroom voltage ( $V_{HR}$ ) varies with the target LED current. Figure 39 details the typical variation of  $V_{HR}$  with LED current. This allows for increased solution efficiency as the dropout voltage of the LED driver changes. Furthermore, in order to ensure that all current sinks remain in regulation whenever there is a mismatch in string voltages, the minimum headroom voltage between VLED1, VLED2 becomes the regulation point for the boost converter. For example, if the LEDs connected to LED1 require 12 V and the LEDs connected to LED2 require 12.5 V at the programmed current, then the voltage at LED1 is VHR + 0.5 V and the voltage at LED2 is  $V_{HR}$ . In other words, the boost makes the cathode of the highest voltage LED string the regulation point.




Figure 39. LM36272 Typical Exponential Regulated Headroom Voltage vs Programmed LED Current

#### 7.3.2.9 Backlight Fault Protection and Faults

# 7.3.2.9.1 Backlight Overvoltage Protection (OVP)

The LM36272 provides an OVP that monitors the LED boost output voltage ( $V_{BL\_OUT}$ ) and protects BL\_OUT and BL\_SW from exceeding safe operating voltages. The OVP threshold can be set to 17 V, 21 V, 25 V, or 29 V with register 0x02 bits[7:5]. Once an OVP event has been detected, the BL\_OVP flag is set in the Flags Register, and the subsequent behavior depends on the state of bit OVP\_Mode in the Backlight Configuration 1 Register: If OVP\_Mode is set to 0, as soon as  $V_{BL\_OUT}$  falls below the backlight OVP threshold, the LM36272 begins switching again. If OVP\_Mode is set to 1 and the device detects three occurrences of  $V_{BL\_OUT} > V_{OVP\_BL}$  while any of the enabled current sink headroom voltages drops below 40 mV, the Backlight Boost OVP flag is set, the Backlight Enable bit is cleared, and the LM36272 enters standby mode. When the device is shut down due to a Backlight Boost OVP fault, the Flags register must be read back before the device can be reenabled.



#### 7.3.2.9.2 Backlight Overcurrent Protection (OCP)

The LM36272 has 4 selectable OCP thresholds (900 mA, 1200 mA, 1500 mA, and 1800 mA). These are programmable in register 0x11 bits[1:0]. The OCP threshold is a cycle-by-cycle current limit and is detected in the internal low-side NFET. Once the threshold is hit the NFET turns off for the remainder of the switching period.

If enough overcurrent threshold events occur, the BL\_OCP Flag (register 0x0F, bit[0]) is set. To avoid transient conditions from inadvertently setting the BL\_OCP Flag, a pulse density counter monitors OCP threshold events over a 128-µs period. If 8 consecutive 128-µs periods occur where the pulse density count has found 2 or more OCP events, then the BL\_OCP Flag is set.

During device start-up and during brightness code changes, there is a 4-ms blank time where BL OCP events are ignored. As a result, if the device starts up in an overcurrent condition there is an approximate 5-ms delay before the BL OCP Flag is set.

#### 7.3.3 LCM Bias

#### 7.3.3.1 Display Bias Boost Converter (V<sub>VPOS</sub>, V<sub>VNEG</sub>)

A single high-efficiency boost converter provides a positive voltage rail, V<sub>LCM\_OUT</sub>, which serves as the power rail for the LCM VPOS and VNEG outputs.

- The V<sub>VPOS</sub> output LDO has a programmable range from 4 V up to 6.5 V with 50-mV steps and can supply up to 80 mA.
- The V<sub>VNEG</sub> output is generated from a regulated, inverting charge pump and has an adjustable range of
   -6.5 V up to -4 V with 50-mV steps and a maximum load of 80 mA.

Boost voltage also has a programmable range from 4 V up to 7.15 V with 50-mV steps. Refer to Table 22, Table 23 and Table 24 for  $V_{LCM\_OUT}$ ,  $V_{VPOS}$  and  $V_{VNEG}$  voltage settings. When selecting a suitable boost-output voltage, the following estimation can be used:  $V_{LCM\_OUT} = max(V_{VPOS}, |V_{VNEG}|) + V_{HR}$ , where  $V_{HR} \ge 200$  mV for lower currents and  $V_{HR} \ge 300$  mV for higher currents. When the device input voltage ( $V_{IN}$ ) is greater than the programmed LCM boost output voltage, the boost voltage is regulated to  $V_{IN} + 100$  mV.  $V_{VPOS}$  and  $V_{VNEG}$  voltage settings cannot be changed while they are enabled.  $V_{VPOS}$  and  $V_{VNEG}$  register setting targets take effect only after the outputs are disabled and re-enabled. However, the  $V_{LCM\_OUT}$  target changes immediately upon a register write.






Figure 40. LCM Boost Block Diagram

The LCM Bias outputs can be controlled either by pins LCM\_EN1 and LCM\_EN2 or register bits VPOS\_EN and VNEG\_EN, register 0x09 bits[2:1]. Setting bit EXT\_EN, register 0x09 bit[0], to 1 allows pins LCM\_EN1 and LCM\_EN2 to control VPOS and VNEG, respectively, while setting this bit to 0 yields control to bits VPOS\_EN and VNEG\_EN. Refer to Table 8 for LCM bias control information.



**Table 8. LCM Operating Modes** 

HWEN	LCM_EN2 INPUT	LCM_EN1 INPUT	LCM_EN MODE 0x09[7:5]	VPOS_EN 0x09[2]	VNEG_EN 0x09[1]	EXT_EN 0x09[0]	ACTION
0	X	X	XXX	X	X	X	Device shutdown
1	0	0	000	Х	Х	1	Standby <sup>(1)</sup>
1	Х	Х	100	0	0	0	Standby <sup>(1)</sup>
1	0	1	100	Х	Х	1	VPOS enabled via external input
1	1	0	100	Х	Х	1	VNEG enabled via external input
1	1	1	100	Х	×	1	VPOS and VNEG enabled via external input
1	Х	Х	100	1	0	0	VPOS enabled via I <sup>2</sup> C
1	Х	Х	100	0	1	0	VNEG enabled via I <sup>2</sup> C
1	Х	Х	100	1	1	0	VPOS and VNEG enabled via I <sup>2</sup> C
1	Х	х	101	1	1	0	VPOS and VNEG enabled via I <sup>2</sup> C with auto-sequencing
1	1	х	101	х	Х	1	VPOS and VNEG enabled via LCM_EN2 with auto-sequencing
1	1	Х	110	1	0	X	$\begin{aligned} & \text{WAKE1} \\ & \text{V}_{\text{VPOS}} = \text{V}_{\text{IN}} \\ & \text{V}_{\text{VNEG}} = \text{GND} \end{aligned}$
1	1	х	110	0	1	Х	WAKE1 $V_{VPOS} = GND$ $V_{VNEG} = -V_{IN}$
1	1	х	110	1	1	x	$\begin{aligned} &WAKE1\\ &V_{VPOS} = V_{IN}\\ &V_{VNEG} = -V_{IN} \end{aligned}$
1	0	х	110	1	1	Х	WAKE1 Standby <sup>(1)</sup>
1	1	x	110	0	0	х	WAKE1 Standby <sup>(1)</sup>
1	1	X	111	1	0	×	WAKE2 $V_{VPOS}$ = programmed target $V_{VNEG}$ = disabled
1	1	х	111	0	1	x	WAKE2 $V_{VPOS}$ = disabled $V_{VNEG}$ = programmed target
1	1	х	111	1	1	Х	WAKE2 $V_{VPOS}$ = programmed target $V_{VNEG}$ = programmed target
1	1	х	111	0	0	Х	WAKE2 Standby <sup>(1)</sup>
1	0	х	111	1	1	Х	WAKE2 Standby <sup>(1)</sup>

<sup>(1)</sup> Standby implies that VPOS and VNEG are either high impedance or being internally pulled low via the active pulldown, and that the LCM boost is off. Shutdown implies that the device is in reset and no I<sup>2</sup>C communication is possible.

#### 7.3.3.2 Auto Sequence Mode

If this mode is selected the LM36272 controls the turnon and turnoff of VPOS and VNEG as shown in Figure 41.




Figure 41. Auto Sequence Timing



#### 7.3.3.3 Wake-up Mode

If wake-up mode is selected the LM36272 allows on/off control of both VPOS and VNEG with only one external pin (LCM\_EN2). Any combination of VPOS or VNEG can be turned on based on the state of bits VPOS\_EN and VNEG\_EN in register 0x09. In these modes the internal shutdown timing of the VPOS and VNEG blocks is modified to allow for lower quiescent current in standby mode, therefore reducing the average current consumption during a sequence of on/off events.

There are two wake-up modes available on the LM36272: wake1 and wake2.

#### 7.3.3.3.1 Wake1 Mode

In wake1 mode the LM36272 passes  $V_{IN}$  through to the LCM boost output and the enabled VPOS, VNEG outputs. Due to the impedance of the LCM boost, the VPOS LDO and the VNEG charge pump, the respective outputs are regulated close to  $V_{IN}$  only at very light load current and droop below  $V_{IN}$  as the load increases.

#### 7.3.3.3.2 Wake2 Mode

In wake2 mode the LM36272 regulates the LCM boost output as well as the enabled VPOS and VNEG outputs to their programmed voltage.

#### 7.3.3.4 Active Discharge

An optional active discharge is available for the VPOS and VNEG output rails. An internal switch resistance for this discharge function is implemented on each output rail. The VPOS active discharge function is enabled with register 0x09 bit[4] and the VNEG active discharge with register 0x09 bit[3].

#### 7.3.3.5 LCM Bias Protection and Faults

The LCM bias block of the LM36272 provides three protection mechanisms in order to prevent damage to the device. Note that none of these have any effect on backlight operation.

#### 7.3.3.5.1 LCM Overvoltage (OVP) Protection

The LM36272 provides OVP that monitors the LCM bias boost output voltage (V<sub>LCM\_OUT</sub>) and protects LCM\_OUT and LCM\_SW from exceeding safe operating voltages. The OVP threshold is set to 7.8 V (typical). If an LCM bias overvoltage condition is detected, the LCM\_OVP flag, register 0x0F bit[5], is set. Once the OVP condition is removed, the flag can be cleared with an I<sup>2</sup>C read back of the register. An LCM OVP condition does not cause the LCM bias to shut down; it is a report-only flag.

#### 7.3.3.5.2 VPOS Short-Circuit Protection

If the current at VPOS exceeds 180 mA (typical), the LM36272 sets the VPOS\_SHORT flag, register 0x0F bit[3]. A readback of register 0x0F is required to clear the flag. The outcome of a VPOS\_SHORT detection depends on the configuration of the bias short-circuit mode option, register 0x0A bits[7:6]. The options are report-only flag, shutdown VPOS/VNEG, and shutdown VPOS/VNEG and backlight. To prevent narrow spikes from falsely triggering a VPOS short-circuit condition, the LM36272 provides four programmable VPOS short-circuit filter options: 100 µs, 500 µs, 1 ms, and 2 ms. These are selected in register 0x0B bits[3:2].

#### 7.3.3.5.3 VNEG Short-Circuit Protection

If the voltage at VNEG rises (towards GND) to above 84% of its programmed value (typical), the LM36272 sets the VNEG\_SHORT flag, register 0x0F bit[2]. A readback of register 0x0F is required to clear the flag. The outcome of a VNEG\_SHORT detection depends on the configuration of the bias short-circuit mode option, register 0x0A bits[7:6]. The options are report-only flag, shut down VPOS/VNEG, and shut down VPOS/VNEG and backlight. To prevent narrow spikes from falsely triggering a VNEG short circuit condition, the LM36272 provides four programmable VNEG short circuit filter options: 100  $\mu$ s, 500  $\mu$ s, 1 ms, and 2 ms. These are selected in register 0x0B bits[1:0].



#### 7.3.4 Software Reset

Bit[7] (SWR\_RESET) of the Enable Register (0x08) is a software reset bit. Writing a 1 to this bit resets all I<sup>2</sup>C register values to their default values. Once the LM36272 has finished resetting all registers, it auto-clears the SWR RESET bit.

## 7.3.5 HWEN Input

The HWEN pin is a global hardware enable for the LM36272. This pin must be pulled to logic HIGH to enable the device and the  $I^2C$ -compatible interface. There is a 300-k $\Omega$  internal resistor between HWEN and GND. When this pin is at logic LOW, the LM36272 is placed in shutdown, the  $I^2C$ -compatible interface is disabled, and the internal registers are reset to their default state. TI recommends that  $V_{IN}$  has risen above 2.7 V before setting HWEN HIGH.

# 7.3.6 Thermal Shutdown (TSD)

The LM36272 has TSD protection which shuts down the backlight boost, all backlight current sinks, LCM bias boost, inverting charge pump, and the LDO when the die temperature reaches or exceeds 140°C (typical). The I<sup>2</sup>C interface remains active during a TSD event. If a TSD fault occurs the TSD fault is set (register 0x0F bit[6]). The fault is cleared by an I<sup>2</sup>C read of register 0x0F or by toggling the HWEN pin.

#### 7.4 Device Functional Modes

#### 7.4.1 Modes of Operation

**Shutdown:** The LM36272 is in shutdown when the HWEN pin is low.

**Standby:** After the HWEN pin is set high the LM36272 goes into standby mode. In standby mode, I<sup>2</sup>C writes

are allowed but references, bias currents, the oscillator, LCM powers, and backlight are all disabled

to keep the quiescent supply current low (2 µA typical).

Normal mode: Both main blocks of the LM36272 are independently controlled. For enabling each of the blocks

in all available modes, see Table 1 and Table 8.



## 7.5 Programming

## 7.5.1 I<sup>2</sup>C-Compatible Serial Bus Interface

#### 7.5.1.1 Interface Bus Overview

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCL). These lines must be connected to a positive supply via a pullup resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave, depending whether it generates or receives the serial clock (SCL).

#### 7.5.1.2 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the SCL. Consequently, throughout the clock's high period, the data remains stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data is sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.




Figure 42. Data Validity

Each data transaction is composed of a start condition, a number of byte transfers (set by the software), and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an acknowledge signal must follow. The following sections provide further details of this process.




Figure 43. Acknowledge Signal

Copyright © 2016–2017, Texas Instruments Incorporated

Product Folder Links: *LM36272* 



## **Programming (continued)**

The Master device on the bus always generates the start and stop conditions (control codes). After a Start Condition is generated, the bus is considered busy, and it retains this status until a certain time after a stop condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a start condition. A low-to-high transition of the SDA line while the SCL is high indicates a stop condition.




Figure 44. Start and Stop Conditions

In addition to the first start condition, a repeated start condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

#### 7.5.1.3 Acknowledge Cycle

The acknowledge cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.

The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

#### 7.5.1.4 Acknowledge After Every Byte Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the *acknowledge after every byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (*negative acknowledge*) the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

#### 7.5.1.5 Addressing Transfer Formats

Each device on the bus has a unique slave address. The LM36272 operates as a slave device with the 7-bit address. If an 8-bit address is used for programming, the 8th bit is 1 for read and 0 for write. The 7-bit address for the device is 0x11.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device sends an acknowledge signal on the SDA line, once it recognizes its address. The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address — the eighth bit.

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1: read, 0: write), the device acts as a transmitter or a receiver.




Figure 45. I<sup>2</sup>C Device Address



# **Programming (continued)**

# **Control Register Write Cycle**

- Master device generates start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- · Master sends control register address (8 bits).
- · Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master sends further data bytes the control register address is incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.

## **Control Register Read Cycle**

- Master device generates a start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- · Slave sends acknowledge signal
- Master device generates repeated start condition.
- Master sends the slave address (7 bits) and the data direction bit (r/w = 1).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address is incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

#### Table 9. I<sup>2</sup>C Data Read/Write<sup>(1)</sup>

	ADDRESS MODE
Data Read	<start condition=""> <slave address=""><r w="0">[Ack]</r></slave></start>
Data Write	<start condition=""> <slave address=""><r w="0">[Ack] <register addr="">[Ack] <register data="">[Ack]additional writes to subsequent register address possible <stop condition=""></stop></register></register></r></slave></start>

(1) <> = Data from master, [] = Data from slave




Figure 46. Register Write Format

When a READ function is to be accomplished, a WRITE function must precede the READ function, as show in the Read Cycle waveform.




Figure 47. Register Read Format

#### NOTE

w = write (SDA = 0), r = read (SDA = 1), ack = acknowledge (SDA pulled down by either master or slave), rs = repeated start id = 7-bit chip address

#### 7.5.1.6 Register Programming

For glitch-free operation, the following bits and/or registers must only be programmed while the LED Enable bits are 0 (Register 0x08, Bit [1:0] = 0) and/or Backlight Enable bit is 0 (Register 0x08, Bit[4] = 0):

- 1. Register 0x02 Bit[0] (PWM Enable)
- 2. Register 0x02 Bits[1] (PWM Ramp)
- 3. Register 0x02 Bit[2] (PWM Config)
- 4. Register 0x02 Bits[3] (LED Current Mapping)
- 5. Register 0x03 Bit[1:0] (PWM Hysteresis)
- 6. Register 0x03 Bit[2] (PWM Sample)
- 7. Register 0x03 Bit[6:3] (LED Current Ramp)
- 8. Register 0x10 Bit[0] (PWM HF Sample)
- 9. Register 0x10 Bit[1] (PWM Glitch Filter)
- 10. Register 0x10 Bit [4:3] (LED Feedback Enable)
- 11. Register 0x06 (auto frequency high threshold)
- 12. Register 0x07 (auto frequency low threshold)

Submit Documentation Feedback



# 7.6 Register Maps

**Table 10. Register Default Values** 

I <sup>2</sup> C ADDRESS	REGISTER NAME	READ/WRITE	POWER ON/RESET VALUE	SECTION
0x01	Revision Register	R	0x01	Go
0x02	Backlight Configuration1 Register	R/W	0x28	Go
0x03	Backlight Configuration 2 Register	R/W	0x8D	Go
0x04	Backlight Brightness LSB Register	R/W	0x07	Go
0x05	Backlight Brightness MSB Register	R/W	0xFF	Go
0x06	Backlight Auto-Frequency Low Register	R/W	0x00	Go
0x07	Backlight Auto-Frequency High Register	R/W	0x00	Go
0x08	Backlight Enable Register	R/W	0x00	Go
0x09	Display Bias Configuration 1 Register	R/W	0x18	Go
0x0A	Display Bias Configuration 2 Register	R/W	0x11	Go
0x0B	Display Bias Configuration 3 Register	R/W	0x00	Go
0x0C	LCM Boost Bias Register	R/W	0x28	Go
0x0D	VPOS Bias Register	R/W	0x1E	Go
0x0E	VNEG Bias Register	R/W	0x1C	Go
0x0F	Flags Register	R	0x00	Go
0x10	Backlight Option 1 Register	R/W	0x06	Go
0x11	Backlight Option 2 Register	R/W	0x35	Go
0x12	PWM-to-Digital Code Readback LSB Register	R	0x00	Go
0x13	PWM-to-Digital Code Readback MSB Register	R	0x00	Go

# 7.6.1 Revision Register (Address = 0x01)[Reset = 0x01]

# Figure 48. Revision Register

7	6	5	4	3	2	1	0
DEV_REV[6]	DEV_REV[5]	DEV_REV[4]	DEV_REV[3]	DEV_REV[1]	DEV_REV[0]	DEV_REV[1]	DEV_REV[0]
R-0	R-1						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 11. Revision Register Field Descriptions**

Bit	Field	Туре	Reset	Description	
7-5	DEVICE REVISION	R	000000	DEV_REVISION, A0 = 000000	
1-0	VENDOR	R	01	VENDOR, Texas Instruments = 01	



# 7.6.2 Backlight Configuration1 Register (Address = 0x02)[Reset = 0x28]

## Figure 49. Backlight Configuration 1 Register

7	6	5	4	3	2	1	0
BL_OVP[2]	BL_OVP[1]	BL_OVP[0]	OVP_MODE	BLED_MAP	PWM_CONFIG	PWM_RAMP	PWM_ENABLE
R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 12. Backlight Configuration 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	BL_OVP	R/W	001	Backlight OVP 000: 17 V 001: 21 V 010: 25 V 011: 29 V 100 to 111 = 29 V
4	OVP_MODE	R/W	0	0: OVP is report only 1: OVP causes shutdown
3	BLED_MAP	R/W	1	0: Exponential 1: Linear
2	PWM_CONFIG	R/W	0	0: Active high 1: Active low
1	PWM_RAMP	R/W	0	0: No PWM ramp 1: LED current ramps with changes in duty cycle
0	PWM_ENABLE	R/W	0	0: PWM disabled 1: PWM enabled

# 7.6.3 Backlight Configuration 2 Register (Address = 0x03)[Reset = 0x8D]

# Figure 50. Backlight Configuration 2 Register

7	6	5	4	3	2	1	0
BL BOOST FREQUENCY	LED CURRENT RAMP[3]	LED CURRENT RAMP[2]	LED CURRENT RAMP[1]	LED CURRENT RAMP[0]	PWM SAMPLE <sup>(1)</sup>	PWM HYST[1]	PWM HYST[0]
R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) (Note: register 0x10 bit[0] = 1 enables 24-MHz sample mode.)

Submit Documentation Feedback



# Table 13. Backlight Configuration 2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	BL BOOST FREQUENCY		1	Sets the backlight boost switch frequency 0: 500 kHz
6-3	LED CURRENT RAMP	R/W	0001	1: 1 MHz (Default)  Controls backlight LED ramping time. The transient time is a constant time that the backlight takes to transition from an existing programmed code to a new programmed code. 0000: 0 µs 0001: 500 µs 0010: 750 µs 0011: 1 ms 0100: 2 ms 0101: 5 ms 0110: 10 ms 0111: 20 ms 1000: 50 ms 1001: 350 ms 1011: 800 ms 1010: 25 ms 1011: 800 ms 1110: 2 s 1110: 4 s 1111: 8 s
2	PWM SAMPLE	R/W	1	Sets PWM sampling frequency 0: 1 MHz 1: 4 MHz (Default0 Note: register 0x10 bit[0] = 1 enables 24-MHz sample mode
1-0	PWM HYST	R/W	01	Sets the minimum change in PWM input duty cycle that results in a change of backlight LED brightness level PWM Sample Frequency = 1 MHz or 4 MHz:  00: 1 bit 01: 2 bits 10: 4 bits 11: 6 bits PWM Sample Frequency = 24 MHz: 00: 0 01: 1 bit 10: 2 bits 11: 3 bits



### 7.6.4 Backlight Brightness LSB Register (Address = 0x04)[Reset = 0x07]

### Figure 51. Backlight Brightness LSB Register

7	6	5	4	3	2	1	0
		NOT USED	BRT[2]	BRT[1]	BRT[0]		
						R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 14. Backlight Brightness LSB Register Field Descriptions

Bit	Bit Field		Reset	Description
7-3	NOT USED			
2-0	BRT	R/W	111	11-bit brightness code LSBs

# 7.6.5 Backlight Brightness MSB Register (Address = 0x05)[Reset = 0xFF]

### Figure 52. Backlight Brightness MSB Register

7	6	5	4	3	2	1	0
BRT[10]	BRT[9]	BRT[8]	BRT[7]	BRT[6]	BRT[5]	BRT[4]	BRT[3]
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 15. Backlight Brightness MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	BRT	R/W	11111111	11-bit brightness code MSBs

## 7.6.6 Backlight Auto-Frequency Low Threshold Register (Address = 0x06)[Reset = 0x00]

#### Figure 53. Backlight Auto-Frequency Low Threshold Register

7	6	5	4	3	2	1	0
AFLT[7]	AFLT[6]	AFLT[5]	AFLT[4]	AFLT[3]	AFLT[2]	AFLT[1]	AFLT[0]
R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 16. Backlight Auto-Frequency Low Threshold Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	AFLT	R/W	00000000	Compared against 8 MSB's of Brightness Code (register 0x05)

### 7.6.7 Backlight Auto-Frequency High Threshold Register (Address = 0x07)[Reset = 0x00]

### Figure 54. Backlight Auto-Frequency High Threshold Register

7	6	5	4	3	2	1	0
AFHT[7]	AFHT[6]	AFHT[5]	AFHT[4]	AFHT[3]	AFHT[2]	AFHT[1]	AFHT[0]
R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 17. Backlight Auto-Frequency High Threshold Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	AFHT	R/W	00000000	Compared against 8 MSB's of Brightness Code (register 0x05)



## 7.6.8 Backlight Enable Register (Address = 0x08)[Reset = 0x00]

### Figure 55. Backlight Enable Register

7	6	5	4	3	2	1	0
SOFTWARE_ RESET	NOT USED		BL_EN	Reserved		LED2_EN	LED1_EN
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 18. Backlight Enable Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SOFTWARE_RESET	R/W	0	0 = No reset 1 = Device reset (automatically returns to 0 after reset)
6-5	NOT USED			
4	BL_EN	R/W	0	0 = BL disabled (Default) 1 = BL enabled
3	Reserved	R/W	0	Must be written to 0
2	Reserved	R/W	0	Must be written to 0
1	LED2_EN	R/W	0	0 = Current sink 2 disabled 1 = Current sink 2 enabled
0	LED1_EN	R/W	0	0 = Current sink 1 disabled 1 = Current sink 1 enabled

# 7.6.9 Bias Configuration 1 Register (Address = 0x09)[Reset = 0x18]

# Figure 56. Bias Configuration 1 Register

7	6	5	4	3	2	1	0	
LCM_EN[2]	LCM_EN[1]	LCM_EN[0]	VPOS_DISCH	VNEG_DISCH	VPOS_EN	VNEG_EN	EXT_EN	
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 19. Bias Configuration 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	LCM_EN	R/W	000	000 = Bias supply off (I <sup>2</sup> C and external) 100 = Normal mode 101 = Auto sequence 110 = Wake1 111 = Wake2
4	VPOS_DISCH	R/W	1	0 = No pulldown on VPOS 1 = Pulldown on VPOS when in shutdown
3	VNEG_DISCH	R/W	1	0 = No pulldown on VNEG 1 = Pulldown on VNEG when in shutdown
2	VPOS_EN	R/W	0	0 = VPOS disabled 1 = VPOS enabled
1	VNEG_EN	R/W	0	0 = VNEG disabled 1 = VNEG enabled
0	EXT_EN	R/W	0	Activates external enables (LCM_EN1 and LCM_EN2) 0 = External enables are disabled. VPOS and VNEG can only be enabled via bit VPOS_EN and VNEG_EN, respectively. (Default) 1 = External enables are enabled. VPOS and VNEG can only be enabled via pin LCM_EN1 and LCM_EN2, respectively.



# 7.6.10 Bias Configuration 2 register (Address = 0x0A)[Reset = 0x11]

## Figure 57. Bias Configuration 2 Register

7	6	5	4	3	2	1	0
BIAS_SHORT _MODE[1]	BIAS_SHORT _MODE[0]	VPOS _RAMP[1]	VPOS _RAMP[0]	VNEG _RAMP[3]	VNEG _RAMP[2]	VNEG _RAMP[1]	VNEG _RAMP[0]
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 20. Bias Configuration 2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	BIAS_SHORT_MODE	R/W	00	0X = Flag only 10 = Flag + shutdown VPOS/VNEG 11 = Flag + shutdown VPOS/VNEG/Backlight
5:4	VPOS_RAMP	R/W	01	VPOS ramp time, low to high: 00 = 256 μs 01 = 512 μs 10 = 768 μs 11 = 1024 μs
3:0	VNEG_RAMP	R/W	0001	VNEG ramp time, high to low:  0000 = 512 µs  0001 = 1024 µs  0010 = 1536 µs  0011 = 2048 µs  0100 = 2560 µs  0101 = 3072 µs  0110 = 3584 µs  0111 = 4096 µs  1000 = 4608 µs  1001 = 5120 µs  1011 = 6144 µs  1101 = 6656 µs  1101 = 7168 µs  1110 = 7680 µs  111 = 8192 µs

# 7.6.11 Bias Configuration 3 Register (Address = 0x0B)[Reset = 0x00]

# Figure 58. Bias Configuration 3 Register

7	6	5	4	3	2	1	0
	NOT USED				VPOS_SC _FILT[0]	VNEG_SC _FILT[1]	VNEG_SC _FILT[0]
				R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


# Table 21. Bias Configuration 3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	NOT USED			
5:4	VPOS_SC_FILT	R/W	00	VPOS short circuit filter timer $00 = 2 \text{ ms}$ $01 = 1 \text{ ms}$ $10 = 500 \mu\text{s}$ $11 = 100 \mu\text{s}$
1:0	VNEG_SC_FILT	R/W	00	VNEG short circuit filter timer 00 = 2 ms 01 = 1 ms 10 = 500 µs 11 = 100 µs



## 7.6.12 LCM Boost Bias Register (Address = 0x0C)[Reset = 0x28]

### Figure 59. LCM Boost Bias Register



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 22. LCM Boost Bias Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	NOT USED			
5-0	LCM_OUT	R/W	101000	LCM_OUT voltage (50-mV steps): LCM_OUT = 4 V + (Code x 50 mV)   000000 = 4 V   000001 = 4.55V   :   101000 = 6 V (Default)   :   111111 = 7.15 V

# 7.6.13 VPOS Bias Register (Address = 0x0D)[Reset = 0x1E]

### Figure 60. VPOS Bias Register

7	7 6		4	3	2	1	0
NOT	USED	VPOS[5]	VPOS[4]	VPOS[3]	VPOS[2]	VPOS[1]	VPOS[0]
		R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 23. VPOS Bias Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	NOT USED			
5-0	VPOS	R/W	011110	VPOS voltage (50-mV steps): VPOS = 4 V + (Code x 50 mV), 6.5 V max 000000 = 4 V 000001 = 4.05 V : 011110 = 5.5 V (Default) : 110010 = 6.5 V 110011 to 111111 map to 6.5 V

### 7.6.14 VNEG Bias Register (Address = 0x0E)[Reset = 0x1C]

### Figure 61. VNEG Bias Register



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



# **Table 24. VNEG Bias Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	NOT USED			
5-0	VNEG	R/W	011100	VNEG voltage (-50-mV steps): VNEG = -4 V - (Code x 50 mV), -6.5 V min 000000 = -4 V 000000 = -4.05 V : 011100 = -5.4 V (Default) : 110010 = -6.5 V 110011 to 111111 map to -6.5 V

# 7.6.15 Flags Register (Address = 0x0F)[Reset = 0x00]

# Figure 62. Flags Register

7	6	5	4	3	2	1	0
NOT USED	TSD	LCM_OVP	NOT USED	VPOS_SHORT	VNEG_SHORT	BL_OVP	BL_OCP
	R-0	R-0		R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 25. Flags Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	NOT USED			
6	TSD	R	0	0 = Normal operation 1 = Thermal shutdown triggered (die temperature > 140°C)
5	LCM_OVP	R	0	0 = Normal operation 1 = V <sub>LCM_OUT</sub> > 7.8 V
4	NOT USED			
3	VPOS_SHORT	R	0	0 = Normal operation 1 = VPOS output has hit the overcurrent threshold
2	VNEG_SHORT	R	0	0 = Normal operation $1 = V_{VNEG} > 0.84 \times V_{VNEG\_target}$
1	BL_OVP	R	0	0 = Normal operation 1 = Backlight boost output > OVP threshold
0	BL_OCP	R	0	0 = Normal operation 1 = Backlight boost switch current > OCP threshold



# 7.6.16 Option 1 Register (Address = 0x10)[Reset = 0x06]

# Figure 63. Option 1 Register

7	6	5	4	3	2	1	0
NOT USED	Rese	erved	LED2_FB	LED1_FB	PWM_FILT[1]	PWM_FILT[0]	PWM_24MHZ_ SAMPLE
RW-0	RW-0	RW-0	RW-0	RW-0	RW-1	RW-1	RW-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 26. Option 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	NOT USED			
6	Reserved	R/W	0	Must be written to 0
5	Reserved	R/W	0	Must be written to 0
4	LED2_FEEDBACK_DISABLE	R/W	0	0 = Feedback enabled 1 = Feedback disabled
3	LED1_FEEDBACK_DISABLE	R/W	0	0 = Feedback enabled 1 = Feedback disabled
2:1	PWM_FILT	R/W	11	PWM Glitch Filter 00 = No filter 01 = 100 ns 10 = 150 ns 11 = 200 ns
0	PWM_24MHz_SAMPLE	R/W	0	0 = Low-frequency options (see 0x03 bit[2]) 1 = 24-MHz PWM sample frequency

# 7.6.17 Option 2 Register (Address = 0x11)[Reset = 0x35]

# Figure 64. Option 2 Register

7	6	5	4	3	2	1	0
BL_L SELECT[1]	BL_L SELECT[0]	BL_SEL_P[1]	BL_SEL_P[0]	BL_SEL_I[1]	BL_SEL_I[0]	BL_CURRENT _LIMIT[1]	BL_CURRENT _LIMIT[0]
RW-0	RW-0	RW-1	RW-1	RW-0	RW-1	RW-0	RW-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 27. Option 2 Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	BACKLIGHT_BOOST_L_SELECT	RW	00	$00 = 4.7 \ \mu H$ $01 = 10 \ \mu H$ $10 = 15 \ \mu H$ $11 = 15 \ \mu H$
5-4	BACKLIGHT_SEL_P	RW	11	These bits must be written to 11 (default values) to ensure backlight boost stability with recommended external components for all LED configurations
3-2	BACKLIGHT_SEL_I	RW	01	These bits must be written to 01 (default values) to ensure backlight boost stability with recommended external components for all LED configurations
1-0	BACKLIGHT_BOOST_CURRENT_ LIMIT	RW	01	00 = 0.9 A 01 = 1.2 A 10 = 1.5 A 11 = 1.8 A



# 7.6.18 PWM-to-Digital Code Readback LSB Register (Address = 0x12)[Reset = 0x00]

### Figure 65. PWM-to-Digital Code Readback LSB Register

7	6	5	4	3	2	1	0
PWM_TO _DIG[7]	PWM_TO _DIG[6]	PWM_TO _DIG[5]	PWM_TO _DIG[4]	PWM_TO _DIG[3]	PWM_TO _DIG[2]	PWM_TO _DIG[1]	PWM_TO _DIG[0]
R-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 28. PWM-to-Digital Code Readback LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PWM_TO_DIG	R	00000000	11-bit PWM-to-digital conversion code LSBs

# 7.6.19 PWM-to-Digital Code Readback MSB Register (Address = 0x13)[Reset = 0x00]

## Figure 66. PWM-to-Digital Code Readback MSB Register

7	6	5	4	3	2	1	0
		RESERVED			PWM_TO _DIG[10]	PWM_TO _DIG[9]	PWM_TO _DIG[8]
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 29. PWM-to-Digital Code Readback MSB Register Field Descriptions

	Bit	Field	Туре	Reset	Description
	7-3	RESERVED		00000	Reserved
Ī	2-0	PWM_TO_DIG	R	000	11-bit PWM-to-digital conversion code MSBs



# 8 Applications and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The LM36272 integrates an LCD backlight driver and LCM positive and negative bias voltages into a single device. The backlight boost converter generates the high voltage required for the LEDs. The device can drive one or two LED strings with up to eight white LEDs per string. Positive and negative bias voltages are post-regulated from the LCM bias boost output voltage. The LM36272 offers high performance, is highly configurable, and can support multiple LED configurations as well as independent control of the bias outputs.

### 8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 67. LM36272 Typical Application



### **Typical Application (continued)**

#### 8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range (V <sub>IN</sub> )	2.7 V to 4.5 V (single Li-lon cell battery)
LED parallel/series configuration	2 parallel, 6 series
LED maximum forward voltage (V <sub>f</sub> )	3.35 V
Backlight LED current	maximum 30 mA / string
Backlight boost maximum voltage	29 V
Backlight boost SW frequency	1 MHZ, 500 kHz, 250 kHz (auto-frequency option)
Backlight boost inductor	10-μH, 1.5-A saturation current
Backlight boost Schottky diode	NSR0530P2T5G
LCM boost output voltage	5.8 V
VPOS output voltage	5.5 V
VNEG output voltage	–5.5 V
LCM boost inductor	2.2-μH, 1.5-A saturation current

The number of LED strings, number of series LEDs, and minimum input voltage are needed in order to calculate the peak input current. This information guides the designer to make the appropriate backlight boost inductor selection for the application. The LM36272 backlight boost converter output voltage ( $V_{OUT}$ ) is calculated as follows: number of series LEDs x  $V_f$  + 0.31 V. The LM36272 boost converter output current ( $I_{OUT}$ ) is calculated as follows: number of parallel LED strings x 30 mA. The LM36272 peak input current is calculated using Equation 5.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Component Selection

Table 30 shows examples of external components for the LM36272. Boost converter output capacitors can be replaced with dual output capacitors of lower capacitance as long as the minimum effective capacitance requirement is met. DC bias effect of the ceramic capacitors must be taken into consideration when choosing the output capacitors. This is especially true for the high output-voltage backlight-boost converter.

**Table 30. Recommended External Components** 

DESIGNATOR	DESCRIPTION	VALUE	EXAMPLE
C1, C4, C5, C6, C <sub>FLY</sub>	Ceramic capacitor	10 μF, 10 V	C1608X5R0J106M
C2	Ceramic capacitor	1 μF, 35 V	C2012X7R1H105K125AB
L1	Inductor	4.7 μH, 1.94 A	VLF504012MT-4R7M
L1	Inductor	10 μH, 1.44 A	VLF504015MT-100M
L1	Inductor	15 μH, 1.25 A	VLF504015MT-150M
L2	L2 Inductor		DFE201612P-2R2M
D1	Schottky diode	30 V, 500 mA	NSR0530P2T5G

#### 8.2.2.1.1 Inductor Selection

The LM36272 backlight boost requires a typical inductance in the range of 4.7  $\mu$ H to 15  $\mu$ H. To ensure boost stability the Backlight Boost L Select bit (register 0x11 bits [7:6]) must be selected depending on the value of inductance chosen. Use the 4.7- $\mu$ H setting with a 6.8- $\mu$ H inductor.

The LCM boost is internally compensated for a typical inductance in the range of 1 μH to 2.2 μH. If the LCM boost output setting is greater than 6.3 V a 2.2-μH inductor must be used.



There are two main considerations when choosing an inductor: the inductor RMS current rating must be greater than the RMS inductor current for the application, and the inductor saturation current must be greater than the peak inductor current for the application. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of the application should be requested from the manufacturer. The saturation current must be greater than the sum of the maximum load current and the worst-case average-to-peak inductor current. When the boost device is boosting ( $V_{OUT} > V_{IN}$ ) the inductor is one of the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important, especially for an LCM bias converter. For proper inductor operation and circuit performance, ensure that the inductor saturation and the peak current limit setting of the LM36272 are greater than  $I_{PEAK}$  in Equation 5:

$$IPEAK = \frac{ILOAD}{\eta} \times \frac{VOUT}{VIN} + \Delta ILOAD \text{ where } \Delta ILOAD = \frac{VIN \times (VOUT - VIN \times \eta)}{2 \times fSW \times L \times VOUT}$$
(5)

See detailed information in *Understanding Boost Power Stages in Switch Mode Power Supplies* http://focus.ti.com/lit/an/slva061/slva061.pdf. *Power Stage Designer™ Tools* can be used for the boost calculation: http://www.ti.com/tool/powerstage-designer.

Also, the peak current calculated in Equation 5 is different from the peak inductor current setting ( $I_{SAT}$ ). The NMOS switch current limit setting ( $I_{CL\_MIN}$ ) must be greater than  $I_{PEAK}$  from Equation 5.

### 8.2.2.1.2 Boost Output Capacitor Selection

At least an  $1-\mu F$  capacitor is recommended for the backlight boost converter output capacitor. A high-quality ceramic type X5R or X7R is recommended. Voltage rating must be greater than the maximum output voltage that is used. The effective output capacitance must always remain higher than  $0.4~\mu F$  for stable operation.

Table 31 lists possible backlight output capacitors that can be used with the LM36272. Figure 68 shows the DC bias of the four TDK capacitors. The useful voltage range is determined from the effective output voltage range for a given capacitor as determined by Equation 6:

DC Voltage Derating 
$$\geq \frac{0.4 \,\mu\text{F}}{(1-\text{Tol}) \,\times (1-\text{Temp\_co})}$$
 (6)

Table 31. Recommended Backlight Output Capacitors

PART NUMBER	MANUFACTURER	CASE SIZE	VOLTAGE RATING (V)	NOMINAL CAPACITANCE (μF)	TOLERANCE (%)	TEMPERATURE COEFFICIENT (%)	RECOMMENDED MAX OUTPUT VOLTAGE (FOR SINGLE CAPACITOR)
C2012X5R1H105K085AB	TDK	0805	50	1	±10	±15	22
C2012X5R1H225K085AB	TDK	0805	50	2.2	±10	±15	24
C1608X5R1V225K080AC	TDK	0603	35	2.2	±10	±15	12
C1608X5R1H105K080AB	TDK	0603	50	1	±10	±15	15

For example, with a 10% tolerance, and a 15% temperature coefficient, the DC voltage derating must be  $\geq$  0.4 / (0.9 × 0.85) = 0.523 µF. For the C1608X5R1H225K080AB (0603, 50-V) device, the useful voltage range occurs up to the point where the DC bias derating falls below 0.523 µF, or around 12 V. For configurations where V<sub>OUT</sub> is > 15 V, two of these capacitors can be paralleled, or a larger capacitor such as the C2012X5R1H105K085AB must be used.




Figure 68. DC Bias Derating for 0805 Case Size and 0603 Case Size 35-V and 50-V Ceramic Capacitors

For the LCM bias boost output a high-quality 10-μF ceramic type X5R or X7R capacitor is recommended. Voltage rating must be greater than the maximum output voltage that is used.

#### 8.2.2.1.3 Input Capacitor Selection

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the LM36272 boost converters and reduce noise on the input pin that can feed through and disrupt internal analog signals. For the LM36272 a 10- $\mu$ F ceramic input capacitor works well. It is important to place the input capacitor as close to the input (IN) pin as possible. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents.


Submit Documentation Feedback



### 8.2.3 Application Curves

#### 8.2.3.1 Backlight Curves


Ambient temperature is 25°C and  $V_{IN}$  is 3.7 V unless otherwise noted. Backlight system efficiency is defined as PLED / PIN, where PLED is actual power consumed in backlight LEDs. External components are from Table 30.




Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback





































#### 8.2.3.2 LCM Bias Curves


Ambient temperature is 25°C and  $V_{IN}$  is 3.7 V unless otherwise noted. VPOS, VNEG and VPOS/VNEG efficiency is defined as POUT / PIN, where POUT is actual power consumed in VPOS, VNEG and (VPOS + VNEG) outputs, respectively. External components are from Table 30.




Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback
















# 9 Power Supply Recommendations

The LM36272 is designed to operate from an input voltage supply range from 2.7 V to 5 V. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the LM36272 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

# 10 Layout

### 10.1 Layout Guidelines

- Place the boost converter output capacitors as close to the output voltage and GND pins as possible.
- Minimize the boost converter switching loops by placing the input capacitors and inductors close to GND and switch pins.
- If possible, route the switching loops on top layer only. For best efficiency, try to minimize copper on the switch node to minimize switch pin parasitic capacitance while preserving adequate routing width.
- VIN input voltage pin must be bypassed to ground with a low-ESR bypass capacitor. Place the capacitor as close as possible to VIN pin.
- Place the output capacitor of the LDO as close to the output pins as possible. Also place the charge pump flying capacitor and output capacitor close to their respective pins.
- Route the internal pins on the second layer. Use offset micro vias to go from top layer to mid-layer1. Avoid routing the signal traces directly under the switching loops of the boost converters.



## 10.2 Layout Example




Figure 139. LM36272 Layout Example

Submit Documentation Feedback



# 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

Power Stage Designer™ tools can be used for the boost calculation: http://www.ti.com/tool/powerstage-designer

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- AN-1112 DSBGA Wafer Level Chip Scale Package
- Understanding Boost Power Stages in Switch Mode Power Supplies

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

21-Jun-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM36272YFFR	ACTIVE	DSBGA	YFF	24	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LM36272	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jun-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM36272YFFR	DSBGA	YFF	24	3000	180.0	8.4	1.72	2.51	0.69	4.0	8.0	Q1

www.ti.com 24-Jun-2017




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Drawing Pins S		Length (mm)	Width (mm)	Height (mm)
LM36272YFFR	DSBGA	YFF	24	3000	182.0	182.0	20.0

YFF (R-XBGA-N24)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.