

# ELEC473, ASSIGNMENT 2

Hague, Benjamin

NOVEMBER 29, 2019
THE UNIVERSITY OF LIVERPOOL

# CONTENTS

Та	ble c	of Figure	es	3
Та	ble c	of Table	S	4
1	In	troduct	ion	5
	1.1	Obje	ectives	5
	1.2	Intro	oduction to the standard	5
2	Tr	ansmit	ter	5
3	Re	eceiver.		6
4	Sh	nared M	1odules	8
	4.1	Bau	d Generator (BaudCounter.v)	8
	4.	1.1	ASM	8
	4.	1.2	Verilog	9
	4.	1.3	Testing	10
	4.2	Bit C	Counter (BitCounter.v)	10
	4.	2.1	ASM	11
	4.	2.2	Verilog	11
	4.	2.3	Testing	12
5	Tr	ansmit	ter Modules	13
	5.1	Pari	ty Generator (parity.v)	13
	5.	1.1	Description	13
	5.	1.2	Verilog	13
	5.	1.3	Testing	14
	5.2	Shift	t Register (shiftreg.v)	14
	5.	2.1	ASM	15
	5.	2.2	Verilog	15
	5.	2.3	Testing	16
	5.3	Con	troller (Controller.v)	16
	5.	3.1	ASM	17
	5.	3.2	Verilog	17
	5.	3.3	Testing	19
6	Re	eceiver	Modules	19
	6.1	Pari <sup>.</sup>	ty Generator (ParityReceiver.v)	19
	6.	1.1	Verilog	20
	6.	1.2	Testing	20
	6.2	Shift	t Register (DeShiftReg.v)	21

	6.2	2.1	ASM	21
	6.2	2.2	Verilog	21
	6.2	2.3	Testing	22
	6.3	Con	troller (ControllerReciever.v)	22
	6.3	3.1	ASM	23
	6.3	3.2	Verilog	23
	6.3	3.3	Testing	24
	6.4	Sepa	arator (For 7 segment Displays)	25
	6.4	l.1	Verilog	25
	6.5	7 Se	gment DECODERS	25
	6.5	5.1	ASM	26
	6.5	5.2	Verilog	26
	6.5	5.3	Testing	27
7	Ua	rt Test	ing	29
8	IrD	A Com	nmunication	31
	8.1	IRDA	A encoder Verilog	32
	8.2	Test	ing the IRDA Encoder	33
	8.3	IRDA	A Crosstalk prevention	33
	8.3	3.1	Crosstalk Prevention ASM	33
	8.3	3.2	Crosstalk Prevention Verilog	33
	8.3	3.3	Crosstalk Prevention Testing	34
	8.4	Tran	smitter and reciever BDF with IR	34
9	Ful	ll syste	m Testing	35
	9.1	simu	ulation	35
	9.2	Prac	tice	36
10	) (	Conclu	sion	38
11	L ,	Appen	dix	39

# TABLE OF FIGURES

igure 1, UART/ IrDA interface	5
FIGURE 2, CONNECTED TRANSMITTER BLOCK DIAGRAM	6
Figure 3, Transmitter BDF in QUARTUS software	6
Figure 4, Connected Receiver Block Diagram	7
igure 5, Receiver within Quartus software	7
igure 6, Seven Segment Decoder	8
igure 7, Baud Generator Block Diagram	8
igure 8, Baud Generator ASM	8
Figure 9, Simulation For Baud Counter	10
Figure 10, Block Diagram for Bit Counter	10
Figure 11, Bit Counter ASM	
Figure 12, Functional Simulation of bit counter	12
Figure 13, Timing Simulation of bit counter	12
Figure 14, Block Diagram for parity generator	
Figure 15, Simulation of Parity Module With signals reversed, read right to left	14
Figure 16, Block Diagram for shift register	14
Figure 17, Shift Register ASM	15
Figure 18, Functional Simulation of shift register	16
Figure 19, Timing simulation of shift register	16
Figure 20, Controller Block Diagram	16
Figure 21, Controller ASM	17
Figure 22, Testing of controller	19
Figure 23, Block Diagram for parity generator	20
Figure 24, Testing the Receiver parity	20
Figure 25, Block Diagram for shift register	21
igure 26, ASM for Shift Register	21
Figure 27, Simulation of Shift Register	22
Figure 28, Block Diagram for receiver controller	
igure 29, ASM for controller	23
Figure 30, Testing of Controller for Receiving data	24
Figure 31, Block Diagram for Splitter Module	25
Figure 32, ASM for 7 Segment Decoder	26
Figure 33, Testing 7 segment decoder with binary 0000, Hex 0	27
Figure 34, Testing the 7 segment decoder with binary 1111, hex F	28
Figure 35, UART Transmitter Testing	29
Figure 36, Uart System 00 Bounds test (0000000)	30
Figure 37, Uart system 7F Bounds test (1111111)	30
Figure 38, Uart System 70 Bounds test (1110000)	
Figure 39, Uart System 0F Bounds Test (0001111)	
Figure 40, IRDA Block Diagram	32
Figure 41, IRDA Encoder ASM	32
Figure 42, IRDA Encoder testing	33
igure 43, Anti Crosstalk ASM	
Figure 44, Testing the IRDA crosstalk prevention measure	
igure 45, Transmitter with IR BDF	34
Figure 46, Receiver with IR BDF, signals from crosstalk come from transmitter	35

Figure 47, Full System Simulation	35
Figure 48, Full System Simulation	36
Figure 49, Full System Testing	
Figure 50, Final Simulation	36
Figure 51, Sending Character (lower case A) (HEX 61) from board 48 to board 1	37
Figure 52, Sending Student ID course details and name over IR	38
TABLE OF TABLES	
Table 1, Output data map for parity generator	13
Table 2, Parity generator inputs	19
Table 3, Truth Table for 7 Segment decoder	25

# 1 INTRODUCTION

#### 1.1 OBJECTIVES

This assignment has been set to expand on Assignment 1 where you developed a basic UART and used it for RS232 communications and IrDA communications. Rather than using RS232 communications and IrDA communications separately you are to modify your design to allow bidirectional communications. You should develop your design using Altera's Quartus II V13.0sp1 and test your design on DE2-35 boards. For this assignment you are to develop the Verilog designs that should be implemented in the DE2 Boards to allow end to end serial transmissions between the PCs as shown in Figure 1. On the PCs a terminal program should be run that connects to the RS232 ports. Typing characters on one PC should display the characters on the screen of the other PC and vice versa. On the 7 segment displays on the DE2 boards you should display the ASCII values of the characters received via both the RS232 port and the IrDA ports. The parity error and framing error LEDs should be used to indicate errors in either the RS232 communications or IrDA communications.

#### 1.2 INTRODUCTION TO THE STANDARD

UART is a recognised standard for bidirectional asynchronous data transfer between devices.




FIGURE 1, UART/ IRDA INTERFACE

Figure 1, shows how the IrDA standard extends the basic principles for a UART connection to allow for sending data over the infrared spectrum. The main difference between the UART signal and the IrDA signal is the inversion, i.e. IrDA is active for 0 and not active for 1, and the length of time a signal remains high for. The IrDA standard dictates that the signal remains high for 3/16ths of the overall baud time.

Figure 1 visually represents the standard. The signal is transmitted with a set Baud Rate, this is equal to the amount of time each data bit is sent for the signal is of known length, and the start and end of the signal are denoted with start and stop bits, (0 and 1 respectively). It is common practice to account for a parity bit at the end of the data signal.

**Error! Reference source not found.** gure 1 shows the data that will be transmitted within the system implemented here.

# 2 TRANSMITTER

The Transmitter is where the remanded of the blocks are connected the top-level diagram for this section is shown in **Figure 2**. All the blocks featured here were written for this module. The code

reuse in this module is minimal. This module takes advantage of the Parity, the baud counter, the bit counter, the controller and the shift register.




FIGURE 2, CONNECTED TRANSMITTER BLOCK DIAGRAM

The debounce module has been omitted for simplicity. The diagram below, Figure 3, shows the BDF as drawn and simulated within the Quartus software.




FIGURE 3, TRANSMITTER BDF IN QUARTUS SOFTWARE

# 3 RECEIVER

The receiver is included within the top-level diagram along with the transmitter, the block diagram for the receiver is shown Figure 4. the Receiver takes advantage of the modular format of the block design and builds upon the blocks designed and built for the transmitter.




FIGURE 4, CONNECTED RECEIVER BLOCK DIAGRAM

Figure 5 shows the receiver drawn within the Quartus software.




FIGURE 5, RECEIVER WITHIN QUARTUS SOFTWARE

For Completeness the 7 segment decoder is shown in Figure 6.




FIGURE 6, SEVEN SEGMENT DECODER

# 4 SHARED MODULES

# 4.1 BAUD GENERATOR (BAUDCOUNTER.V)

The baud generator is a vital part of both the transmission and receiving circuits. The baud generator counts clock cycles, once a critical number is reached the Baud goes high, and the counter resets to go again. Figure 7 shows the block diagram.




FIGURE 7, BAUD GENERATOR BLOCK DIAGRAM

#### 4.1.1 ASM




FIGURE 8, BAUD GENERATOR ASM

Figure 8, shows the ASM for the Baud Generator, The value for Baud is equivalent to the number of clock cycles per bit sent, this is calculated using Equation 1.

**EQUATION 1, CALCULATION FOR BIT TIME IN CLOCK CYCLES** 

$$ClockPeriod = \frac{1}{(50 \times 10^6)}$$
 $BitLength = \frac{1}{(38400)}$ 
 $Baud = \frac{BitLength}{ClockPeriod}$ 

```
4.1.2 VERILOG
```

```
module BaudCounter(clk, reset n, baud, halfbaud, threebaud);
// define input parameters
input clk, reset n;
//define output parameters
output reg baud, halfbaud, threebaud;
// define parameters
parameter [10:0] BaudCount = 11'd1302 , HalfCount = 11'd651 ,
ThreeSixteenthsCount = 11'd244;
reg [10:0] pcount, ncount;
// Synchronous Block for count and Asyncronous reset
always @ (posedge clk, negedge reset n)
    if (reset n == 0)
       pcount <= 0;
    else
        pcount<= ncount;</pre>
always @ (pcount)
begin
    // define counter feature
    ncount = pcount + 1'b1;
    //set defaults
    baud = 0;
    halfbaud = 0;
    threebaud = 0;
    // Check if done counting , (Reset and set output baud high)
    if (pcount == BaudCount)
    begin
       baud = 1;
        ncount = 0;
    end
    // check if half counted (set output halfbaud high)
    if (pcount == HalfCount)
        halfbaud = 1;
    // check if less than 3/16ths counted (set output threebaud high)
    if (pcount < ThreeSixteenthsCount)</pre>
        threebaud = 1;
```

end endmodule

#### 4.1.3 TESTING




FIGURE 9, SIMULATION FOR BAUD COUNTER

Figure 9 shows the functional and timing simulations for the baud counter, we can see with these simulations that the baud becomes high for one clock cycle at a regular interval. Equation 2 verifies that the baud signal occurs every 26µs which corresponds to the timing shown in Figure 9.

**EQUATION 2, BAUD VERIFICATION** 

$$\frac{1}{38400} \approx 26 \times 10^{-5}$$

This simple module works exactly as expected, declaring the maximum count as a parameter allows us to change the module according to the relevant demand. This is useful to in later parts of the assignment.

# 4.2 BIT COUNTER (BITCOUNTER.V)

The bit counter counts the number of bits being transmitted (10) and once the critical number is reached sets the signal B\_Done to high, this tells the system that the full message has been sent. Figure 10 Shows the block diagram for the bit counter.



FIGURE 10, BLOCK DIAGRAM FOR BIT COUNTER

#### 4.2.1 ASM





FIGURE 11, BIT COUNTER ASM

Figure 11, shows the ASM for the Bit counter, the Max value is defined as a parameter and allows the count to be more flexible for a wider range of uses.

#### 4.2.2 VERILOG

```
module BitCounter (inc, clk, reset n, B Done);
    // Set Inputs, clk and reset_n \,
    input clk, reset n;
    // set inc as seperate input
    input inc;
    // Set B Done as a reg output
    // Must be reg to allow writing to the output
    output reg B Done;
    // declare 2 counts (Maximum counted to as 10, or start + stop + data +
parity)
    reg [3:0] pcount, ncount;
    // Declare the stop point for the count as a parameter, Allows it to
change in BDF
    parameter maxCount = 4'b1010;
    // Synchronous block with asynchronous reset
    always @(posedge clk, negedge reset n)
    if (reset_n == 0)
        pcount<=4'b0000;
    else
        pcount<=ncount;</pre>
    // Execute the following block at update of inc and pcount.
    always @(pcount,inc)
    begin
        // Set Defaults to prevent latches
        B_Done = 0;
        ncount = pcount;
        // When finished counting, set B Done high
        if (pcount == maxCount)
        begin
            B Done = 1;
            ncount = 0;
        end
        else
            if (inc)// else When inc is high, increment counter
                ncount = pcount + 1'b1;
    end
```

endmodule






FIGURE 12, FUNCTIONAL SIMULATION OF BIT COUNTER




FIGURE 13, TIMING SIMULATION OF BIT COUNTER

Figure 12 and Figure 13, show the simulations for the Bit Counter module, within this module we can see that for the time where the increment has been triggered 10 times, the B\_Done signal becomes high. We can also see that there is no timing issues present.

This module is incredibly similar to the former module, baud generator, the increment on this module is however external rather than on the clock. This module functions correctly as shown.

# 5 TRANSMITTER MODULES

## 5.1 PARITY GENERATOR (PARITY.V)

It is worth noting that no parity is generated at any point during the process of forwarding communications over the IRDA port, parity is only checked.

#### 5.1.1 DESCRIPTION

This module takes the input from the switches, (insert here), Calculates the parity, and adds the start and stop bits. This module is made up solely of combinational logic. The breakdown of the output is shown in Table 1. This details what data will correspond to what location within the output bus. Whilst a simple ASM can be done for this section, due to the lack of states and the asynchronous aspect of this module the ASM has been neglected. Figure 14 shows the block diagram for this module.

Location	Data Stored there
Data[0]	Start Bit (0)
Data[1]	Input data Length of 7
Data[2]	
Data[3]	
Data[4]	
Data[5]	
Data[6]	
Data[7]	
Data[8]	Parity Bit
Data[9]	Stop Bit (1)
Data[10]	Stop Bit (1)

TABLE 1, OUTPUT DATA MAP FOR PARITY GENERATOR



FIGURE 14, BLOCK DIAGRAM FOR PARITY GENERATOR

#### 5.1.2 VERILOG

```
module Parity(Data, Dataout);
    // No Clock and Reset in this block as it is purely combinational
logic.
    // Input for Data (width 7)
    input [6:0] Data;
    // Output for Data (width 11) with start stop and parity added
    output reg [10:0] Dataout;
    // ParityBit must be reg to write data to it
    // Here to help readability
    reg ParityBit;

    // Start and Stop Bits as registers so they can be updated in the BDF
    parameter startBit = 1'b0, stopBit = 2'b11;

    // Execute block on change of data
    always @ (Data)
```

```
begin
                            // Even Parity declaration
                           ParityBit = !(^Data);
                            // Concoct the data output
                           Dataout = {stopBit, ParityBit, Data, startBit};
                  end
endmodule
5.1.3 TESTING
                                                 200.0 ns 240.0 ns 280.0 ns 320.0 ns 360.0 ns 400.0 ns 440.0 ns
Nata > Data
         B 0111010
                        0111010
                                        0011101
                                                         0001011
                                                                         0010000
                                                                                          1000011
                                                                                                          1000110
         B 00111010111
                                       00011101111
                                                       00001011011
                                                                                        01000011011
                                                                                                         01000110011
Dataout
                       00111010111
                                                                        00010000011
```

FIGURE 15, SIMULATION OF PARITY MODULE WITH SIGNALS REVERSED, READ RIGHT TO LEFT

Figure 15 shows a variety of inputs and the outputs that correspond to them for this module, due to the lack of clock in this module, it is not necessary to do both timing and functional simulations. We can see that throughout the execution, start, stop and parity bits are added to the signal.

## 5.2 SHIFT REGISTER (SHIFTREG.V)

This module takes input from the load button, the bit counter, baud generator and the parity bit. It takes the data from the parity bit, shifts it one place and outputs the current lowest significant bit on the baud count. Once this is done the shift generator waits for the next shift signal. Figure 16 shows the Shift Register Block Diagram. This is the last module before the data is transmitted.




FIGURE 16, BLOCK DIAGRAM FOR SHIFT REGISTER

#### 5.2.1 ASM




FIGURE 17, SHIFT REGISTER ASM

Figure 17 shows the ASM for the shift register, it is worth noting that the data within the register only updates when the load signal becomes high.

#### 5.2.2 VERILOG

endmodule

```
module ShiftReg(Data, Load, Shift, TxD, clk, reset n);
      // Input for Clock and Reset, Always Needed
      input clk, reset n;
      // Input for Data (width 11), Load and Shift
      input [10:0] Data;
      input Load, Shift;
      //Define the output TxD as reg to enable writing to it
      output reg TxD;
      // reg to hold Present and Next Value for cycled Data
      reg [10:0] p val = defVal, n val;
      // Define Default value as parameter
      parameter defVal = 11'b11111111111;
      // Synchronous block with asynchronous reset
      always @ (posedge clk, negedge reset_n)
            if (reset_n == 0)
                   p val <= defVal;</pre>
            else p_val <= n_val;</pre>
      // Always block executes on Load and Shift
      always @ (Load, Shift)
            begin
                   //Set Defaults to prevent Latches
                   n \text{ val} = p \text{ val};
                   TxD = p val[0];
                   //if loading Update the local data store
                   if (Load)
                         n val = Data;
                   else if (Shift == 1)
                         // if shift is high, shift the data
                         n \text{ val} = \{1'b1, p \text{ val}[10:1] \};
             end
```

#### 5.2.3 TESTING




FIGURE 18, FUNCTIONAL SIMULATION OF SHIFT REGISTER




FIGURE 19, TIMING SIMULATION OF SHIFT REGISTER

Figure 18 and Figure 19 show the operation of the shift register, To aid the verification of this testing criteria we have chosen to also view the p\_val within the waveform simulation. By looking at p\_val in the simulations we can observe the bits shifting to the least significant bit. And the value of TxD changing to show the currently transmitted bit. We can observe within the timing simulation that propagation delay does not cause an issue within this module.

# 5.3 CONTROLLER (CONTROLLER.V)

The controller is a key part of the sending process. All the other modules are controlled here, this dictates when to reset, when to load data into the shift register and when to stop sending. The Block diagram is shown in Figure 20. This demonstrates the inputs and outputs for the system.




FIGURE 20, CONTROLLER BLOCK DIAGRAM




FIGURE 21, CONTROLLER ASM

# 5.3.2 VERILOG

```
module Controller(clk, reset_n,Send, Baud, B_Done,ResetBaud,
ResetBit,Load,Shift,ResetShift);
    //Define inputs for clk and reset
    input clk,reset_n;
    // inputs for send baud and bdone
    input Send,Baud,B_Done;
    //reset signal outputs
    output reg ResetBaud,ResetBit,ResetShift;
    //control signal outputs;
    output reg Load,Shift;

    //parameters for the states
    parameter hold = 1'b0, sending = 1'b1;
    // define the current and next state
```

```
reg pstate,nstate;
    // synchronising block for reset and state transistion
   always @ (posedge clk, negedge reset n)
    if (reset n == 0)
       pstate <= hold;</pre>
    else pstate <= nstate;</pre>
    always @ (Send, Baud, B Done, pstate)
        begin// Set Defaults (Reset Active High)
        ResetBaud = 1;
        ResetBit = 1;
        ResetShift = 0;
        // Set Defaults for control signals (Shift Reg)
        Load = 0;
        Shift = 0;
        // Set antiLatch State assignment
        nstate = pstate;
        // State Machine
        case (pstate)
        hold:
        begin
            if (Send) // if send is high reset the baud and bit then move
to sending state
                begin
                    Load = 1;
                    ResetShift = 1;
                    nstate = sending;
                    ResetBaud = 0;
                    ResetBit = 0;
                end
        end
        sending: //Sending State
        begin
            ResetShift = 1;
            if (Baud) //on Baud Shift and reset the Baud Count
            begin
            if (B Done) //on send complete (B Done) Reset the shifter and
move to hold state
            begin
                nstate = hold;
                ResetShift = 0;
            end
        end
        endcase
    end
endmodule
```




FIGURE 22, TESTING OF CONTROLLER

Figure 22 shows the testing of the controller, whilst looking complicated it shows that the system works as intended, on receipt of a send signal the bit and baud counters are reset, the shift reg is loaded and the data is instructed to shift on the occurrence of the baud. When B\_Done is high the system then resets the shift register and awaits the next send command.

# 6 RECEIVER MODULES

# 6.1 PARITY GENERATOR (PARITYRECEIVER.V)

This module takes the input from receiving shift register, strips the data down, ensures it is framed correctly and checks if the data is corrupted by checking the parity. This module is made up solely of combinational logic. The breakdown of the input is shown in Table 2. Whilst a simple ASM can be done for this section, due to the lack of states and the asynchronous aspect of this module the ASM has been neglected. Figure 23 shows the block diagram for this module.

Input Data	Used
Location	
Data[0]	Start Bit (0)
Data[1]	Output Data
Data[2]	
Data[3]	
Data[4]	
Data[5]	
Data[6]	
Data[7]	
Data[8]	Parity Bit
Data[9]	Stop Bit (1)
Data[10]	Stop Bit (1)

**TABLE 2, PARITY GENERATOR INPUTS** 




FIGURE 23, BLOCK DIAGRAM FOR PARITY GENERATOR

#### 6.1.1 VERILOG

```
module ParityReciever(Data, OutData, ParityError, FramingError);
      // No Clock and Reset in this block as it is purely combinational
logic.
      // Input for Data (width 11)
      input [10:0] Data;
      //Output for Data width 6
      output [6:0] OutData;
      //output for ParityErrors and Framing errors
      output ParityError, FramingError;
      // Wires for start, stop and parity
      wire Parity;
      wire [2:0]StartStop;
      // Assign The output to the relevant data
      assign OutData[6:0] = Data[7:1];
      //Assign the parity
      assign Parity = Data[8];
      // Assign the concocted start and stop bits
      assign StartStop[2:0] = {Data[0], Data[10:9]};
      // Check if the parity bit corrosponds to data parity
      assign ParityError = ^OutData != Parity;
      //Check if the start stop bits corrospond with the expected start and
stop bits
      assign FramingError = (StartStop != 3'b011);
```

#### endmodule

# 6.1.2 Testing




FIGURE 24, TESTING THE RECEIVER PARITY

Figure 24 shows a variety of inputs and the outputs that correspond to them for this module, due to the lack of clock in this module, it is not necessary to do both timing and functional simulations.

Within Figure 24 there are 3 labels, A, B and C.

Label A corresponds to a parity error, this is where the parity does not correspond to the parity of the signal. Label B and C each correspond to different framing errors. By looking at the OutData part University of Liverpool

of the output we can observe that the transmitted data does not change throughout causing these errors. We can therefore say that this module works as expected.

## 6.2 SHIFT REGISTER (DESHIFTREG.V)

The shift register for the UART decoder performs a similar operation to the UART encoder shift register, the data is shifted on the baud signal and the current value of RxD appended to the end of the register. The current value is then outputted to be seen by the rest of the system.




FIGURE 25, BLOCK DIAGRAM FOR SHIFT REGISTER

#### 6.2.1 ASM




FIGURE 26, ASM FOR SHIFT REGISTER

#### 6.2.2 VERILOG

```
module DeShiftReg(Data, Shift, RxD, clk, reset n);
      // Input for Clock and Reset, Always Needed
      input clk, reset n;
      // Input for RxD, and Shift
      input RxD;
      input Shift;
      // reg to hold Present and Next Value for cycled Data
      reg [10:0] p val, n val;
      //Reg to hold the currently outputted data
      output reg [10:0] Data;
      // Define the default value
      parameter defVal = 11'b01111111111;
      // Synchronous Block, on clock and reset update val or reset it
      always @ (posedge clk, negedge reset_n)
            if (reset_n == 0)
                  p_val <= defVal;</pre>
            else p_val <= n_val;</pre>
      // functional block, on shift update the contens of n val
      always @ (Shift)
            begin
            //Defaults to prevent latch synthsis
```

#### endmodule

# 6.2.3 TESTING

end



FIGURE 27, SIMULATION OF SHIFT REGISTER

Figure 27 shows us the basic functionality of the shift register, we can observe that on each of the shift commands the data is shifted and the value from RxD is added to the end of the register. We can observe that the shifting occurs regularly and therefore this module operates exactly as expected.

# 6.3 CONTROLLER (CONTROLLERRECIEVER.V)

The controller for the receiver is responsible for triggering the shifting for sampling, resetting the baud and bit counters, and detecting the start of a signal. Figure 28 shows the block diagram for this module




FIGURE 28, BLOCK DIAGRAM FOR RECEIVER CONTROLLER

#### 6.3.1 ASM




FIGURE 29, ASM FOR CONTROLLER

#### 6.3.2 VERILOG

```
module ControllerReciever (clk, reset n, HalfBaud, B Done, RxD,
Shift,ResetBaud,ResetBitCount );
// clk and reset input(Active high)
input clk, reset n;
// Event inputs
input HalfBaud, B_Done, RxD;
// Control signals outputs
output reg Shift,ResetBaud,ResetBitCount;
// Define States as parameters
parameter[1:0] Wait = 2'b00, Half =2'b01, Receive = 2'b11;
//reg for current and next state
reg[1:0] pstate, nstate;
\ensuremath{//} synchronous block for state movement and asynchronous reset
always @ (posedge clk, negedge reset n)
    if (reset n == 0)
        pstate <= Wait;
    else pstate <= nstate;</pre>
always @(Shift , HalfBaud, pstate, B Done, clk, RxD)
begin
    // Set defaults to prevent latch Synthasis
    // Reset High not low
    ResetBaud = 0;
    ResetBitCount = 0;
```

```
Shift = 0;
    nstate = pstate;
    // State Machine
    case (pstate)
    Wait: // Detect the start of the signal
            // move to state Half
            // reset half baud counter
    begin
        if (RxD == 0)
            begin
                nstate = Half;
    end
    Half: // wait until a half baud has appeared
    begin
        ResetBaud = 1;
        ResetBitCount = 1;
        if (HalfBaud)
        begin
            ResetBitCount = 0;
            nstate = Receive;
            Shift = 1;
        end
    end
    Receive: // pass the shift command through
                // but only until the end of the signal
    begin
        ResetBaud = 1;
        ResetBitCount = 1;
        if (HalfBaud)
        begin
            Shift = 1;
        end
        if (B Done)
        begin
            nstate = Wait;
        end
    end
    endcase
end
endmodule
```

## 6.3.3 TESTING




FIGURE 30, TESTING OF CONTROLLER FOR RECEIVING DATA

Although all sped up, we can see in Figure 30 the test for the controller above where we can observe the functionality of the controller, the system detects the negative edge of the signal, and begins the operation, we can see the effects as the controller operates as expected. This corresponds to being

in the receive state for checking all the data then moving to the wait state until the next signal begins. The ½ state is used to delay the sampling.

## 6.4 SEPARATOR (FOR 7 SEGMENT DISPLAYS)

The separator module is a simple module for splitting the data into the inputs for the 2 seven segment display drivers. The most significant bit is added to ensure that the output from this module is 2 busses of width 4. This will be the simplest module in the whole system.




FIGURE 31, BLOCK DIAGRAM FOR SPLITTER MODULE

#### 6.4.1 VERILOG

```
module Splitter(Data, MostSig, LeastSig);
    input [6:0] Data;
    output [3:0] MostSig, LeastSig;
    assign MostSig = {1'b0,Data[6:4]};
    assign LeastSig = Data[3:0];
endmodule
```

#### 6.5 7 SEGMENT DECODERS

The 7-segment decoder relies fully on combinational logic. Table 3 shows the Truth Table for this module, as this is hard to understand in the context of numbers, the testing of this module took place directly on the altera board to ensure correct output.

Г	Innut	Hay Input	Output
TABLE 3, TRUTH TABLE FOR 7 SEGMENT DECO			SEGMENT DECODER

Input	Hex Input	Output
0000	0	000_0001
0001	1	100_1111
0010	2	001_0010
0011	3	000_0110
0100	4	100_1100
0101	5	010_0100
0110	6	010_0000
0111	7	000_1111
1000	8	000_0000
1001	9	000_0100
1010	Α	000_1000
1011	В	110_0000
1100	С	011_0001
1101	D	100_0100
1110	E	011_0000
1111	F	011_1000

# 6.5.1 ASM




FIGURE 32, ASM FOR 7 SEGMENT DECODER

```
input [3:0] SW;
      // Define Outputs
      output reg [0:6] HEX0;
      always @(SW)
                         begin
      // Truth table for values 0 - 15
            case (SW)
                   4'd0:HEX0 <= 7'b000 0001;
                                 7'b100_1111;
7'b001_0010;
                   4'd1:HEX0 <=
                   4'd2:HEX0 <=
                                 7'b000 0110;
                   4'd3:HEX0 <=
                   4'd4:HEX0 <=
                                  7'b100_1100;
                   4'd5:HEX0 <=
                                  7'b010_0100;
                   4'd6:HEX0 <=
                                  7'b010_0000;
                   4'd7:HEX0 <=
                                  7'b000_1111;
                   4'd8:HEX0 <=
                                  7'b000 0000;
                                  7'b000_0100;
                   4'd9:HEX0 <=
                   4'd10:HEX0 <= 7'b000_1000;
                   4'd11:HEX0 <= 7'b110_0000;
                   4'd12:HEX0 <= 7'b011_0001;
                   4'd13:HEX0 <= 7'b100 0100;
                   4'd14:HEX0 <= 7'b011_0000;
                   4'd15:HEX0 <= 7'b011 1000;
                   default:HEX0 <= 7'b11111111;</pre>
            endcase
      end
endmodule
```

# 6.5.3 TESTING

The 4 rightmost Switches labelled 0-3 in Figure 33 and Figure 34 show the input, the Hex0 (highlighted shows the output which is as expected, only the bounds have been shown here but in reality a full functional test for all inputs and outputs took place ensuring that all 16 characters appear as appropriate.




FIGURE 33, TESTING 7 SEGMENT DECODER WITH BINARY 0000, HEX 0



FIGURE 34, TESTING THE 7 SEGMENT DECODER WITH BINARY 1111, HEX F

This module fully functions as expected, the module outputs exactly the correct output for a full range of chosen inputs.

# 7 UART TESTING

Following design and implementation for the UART interface, both transmitter and receiver have been tested together in synthesis. Due to the system taking roughly 260us to send a message, we are unable to do full simulations of the software as the end time limit is 100us. Figure 35 shows sending a full range of data from the system. Figure 36 to Figure 39 shows the bounds testing of the system.




FIGURE 35, UART TRANSMITTER TESTING




FIGURE 36, UART SYSTEM 00 BOUNDS TEST (0000000)




FIGURE 37, UART SYSTEM 7F BOUNDS TEST (1111111)




FIGURE 38, UART SYSTEM 70 BOUNDS TEST (1110000)




FIGURE 39, UART SYSTEM OF BOUNDS TEST (0001111)

# 8 IRDA COMMUNICATION

There are 2 main changes to the transmitter and receiver that must be accounted for to enable us to transmit over IrDA, we must be able to detect the shorter length high corresponding to the data, this is also used to denote the start of the signal, we must also adjust the period of time that the signal is held high for. This can be done whilst making minimal changes to the UART functionality. The First adaption can be achieved by changing the delay before we begin sampling the data. The data sheet for our IrDA module introduces a constant 2.4µs low to denote receiving a pulse. This corresponds to

120 Clock cycles of the 50Mhz clock, we must therefore sample after 60 clock cycles not the  $\frac{1}{2}$  baud time being sampled within the UART. The other change requires a counter to count for  $\frac{3}{16}$ <sup>ths</sup> of a baud. We can gate the output based on this signal.



FIGURE 40, IRDA BLOCK DIAGRAM

There is one new block added to the design to allow transmission of IrDA signals the ASM for this block is detailed in Figure 41. This is used to gate the output based on the signal coming from the baud generator




FIGURE 41, IRDA ENCODER ASM

#### 8.1 IRDA ENCODER VERILOG

```
module irdaTxD(TxD, threesixteenths, clk,reset n, IR TXD);
// set inputs
input clk,reset n;
input threesixteenths, TxD;
//assign the output
output IR TXD;
assign IR_TXD = p_TXD;
reg p TXD, n TXD;
//syncronous block
always @ (posedge clk, negedge reset n)
    if (reset_n==0)
        p_TXD = 0;
    else
        p_TXD = n_TXD;
// combinational block
always @ (p_TXD, threesixteenths, TxD)
    // assign the next output based on the input
```

```
n_TXD = (threesixteenths) ? !TxD : 1'b0;
endmodule
```

# 8.2 TESTING THE IRDA ENCODER




FIGURE 42, IRDA ENCODER TESTING

As we can see above, the encoder gates the output to the inverse of the TxD signal based on the three 16ths signal. This is as expected

#### 8.3 IRDA CROSSTALK PREVENTION

A downside of the implementation for IRDA on the DE2 Board is that the IR receiver also receives signals from the IR transmitter, this must be avoided. The methodology to avoid this is simple. Gate the input through to the receiver circuitry when not transmitting.

#### 8.3.1 Crosstalk Prevention ASM




FIGURE 43, ANTI CROSSTALK ASM

The advantage of this style of blocking is it prevents glitches and therefore false activation of the receiver.

#### 8.3.2 Crosstalk Prevention Verilog

```
module CrosstalkCompensator(IRDA_RXD, IRDAFilter, Send, Bdone, clk,
reset_n);
// assign inputs and outputs
input clk, reset_n, IRDA_RXD, Send, Bdone;
output IRDAFilter;

// make the Output filtered based on the current state
assign IRDAFilter = pstate ? 1'b1 : IRDA_RXD;

// set the states as blocking or not blocking
```

```
parameter Blocking = 1'b1, NotBlocking = 1'b0;
// make the state Transitons
reg pstate, nstate;
// synchronous Block stuff
always @ (posedge clk, negedge reset n)
    if (reset n == 0)
        pstate <= 0;</pre>
    else
        pstate <= nstate;</pre>
//magic Machine
always @(pstate, Bdone, Send)
    // single line of code for this
    //nstate = pstate ? (Bdone ? NotBlocking : Blocking) : (Send ? Blocking
: NotBlocking);
    // if blocking
    if (pstate)
        // choose next state based on Bdone
        nstate = Bdone ? NotBlocking : Blocking;
    else // if not blocking
        // choose next state based on Next
        nstate = Send ? Blocking : NotBlocking;
```

#### endmodule

#### 8.3.3 Crosstalk Prevention Testing




FIGURE 44, TESTING THE IRDA CROSSTALK PREVENTION MEASURE

We can see above that the system is unable to receive IR data between the send and done sending signals from the transmitter, this means the system works.

#### 8.4 TRANSMITTER AND RECIEVER BDF WITH IR




FIGURE 45, TRANSMITTER WITH IR BDF




FIGURE 46, RECEIVER WITH IR BDF, SIGNALS FROM CROSSTALK COME FROM TRANSMITTER.

# 9 FULL SYSTEM TESTING

The full system is constructed as detailed in the BDF shown in the appendix.

# 9.1 SIMULATION




FIGURE 47, FULL SYSTEM SIMULATION

Figure 47, shows a full system simulation, this is focused around the UART to IRDA part of the system. We can observe the signal start at around 3.8us, and finish around 17.6us on the scale. It must be noted that the clock has been speeded up to accommodate this level of data. We can observe the IR data Transmitted from around 17.6us to 28.3us. we can also observer that the data is decoded and displayed on hex0 and 1. Figure 48 shows a different dataset, (08)




FIGURE 48, FULL SYSTEM SIMULATION

We can see the inverse of this where data is received over IR and echoed to the UART connection and the result shown on hex2 and hex3 in Figure 49




FIGURE 49, FULL SYSTEM TESTING




FIGURE 50, FINAL SIMULATION

Our final simulation shows the full system tested, and how the system will ignore an IR connection whilst transmitting data. This is as designed. The full system is working perfectly.

#### 9.2 PRACTICE

We can see below that the characters typed appear in the not selected terminal window. The photos of the system confirm that the system fully works as expected.




FIGURE 51, SENDING CHARACTER (LOWER CASE A) (HEX 61) FROM BOARD 48 TO BOARD 1




FIGURE 52, SENDING STUDENT ID COURSE DETAILS AND NAME OVER IR

# 10 CONCLUSION

The system Fully Functions as expected. If additional functionality is needed than a buffer can be added to the data line to allow data to be buffered whilst receiving data

# 11 APPENDIX

