> Pipelining
Execution Instructions
1) Increment PC, tetch operade for rext instruction
1) Increment PC, fetch operade for rext instruction 2) Decode opcode to determine operands
3) Rate the operands to ALV
4) ALV operation
5) Store ALU output in register
- Normally these are done one at a fine per inst. Each go that
La alrales.
- W/ pipeline, we can execute seperate phases of consentine inst commently
Pipeline lateray: Time for inst to traverse all phases
Pipe Throughput: no, inst time
Pipeline stall: Occurs when some portion of CPV must wait for another partien
to finish.
to finish. Los Must wait one lateray cycle to UPU can start completing inst
4 Causes - Cache /TLB miss
- Onto hotard: Dependencius blu instruction results
to fixed by data forwarding directly forward nesult from ALU
to tixed by data forwarding, directly forward result from ALU - requires extra hardware
- Cordinard branches: Inst that after program flow based on condition.
4 fixed by branch terret webe, stone woodschool branch terret
- Cordinand branches: Inst that after program flow based on condition. 4 fixed by branch terget eache, stone predicted branch terget Parallelism: Processing inst in parallel negatives no mutual departments blue operands.

> Super Scalar Processing CPU manage subsiple pipelines. NALUS potentially N times faster CPU w/ 1 ALU. High Inst level parallesism required. - Porton dependency: 2 inst ortemps ...

Order of execution imputs outcome.

15 Fixed by: Stalling I data forwarding.

- Procedural dependency: Branch outcome causes delay.

La Fixed by: Stalling or speculative execution: Predict branch outcoms.

Very exponsive - Donton dependency: 2 inst ontempt to write to same destination reg, - Resource conflict: Not enough execution units Is fixed by: Adding more EUs or better resource allocations
- Anti-dependency: Just requires write to reg that a previous inst reads
by Not an issue in pipelind CPV as in order But superscalar CPU uses Out of Order Execution may need stable 10

1x anti-departery