

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
     use IEEE.NUMERIC_STD.ALL;
 4
 5
     entity Calculator is
 6
     Port (input: in std logic vector(7 downto 0);
 7
           address, operation: in std logic vector (3 downto 0);
 8
           clk,rst,execute: in std logic:= '0';
9
           result: out std logic vector( 7 downto 0));
10
     end Calculator;
11
12
     architecture Behavioral of Calculator is
13
     component CTRL2 is
14
     Port (clk,rst,enter: in std logic;
15
           input in: in std_logic_vector(7 downto 0);
16
           addr in,user op: in std logic vector(3 downto 0);
17
           addr_out: out std_logic_vector(3 downto 0);
18
           Input: out std logic vector(7 downto 0);
19
           in select, mem wr, addr inc, addr load, addr sel: out std logic;
20
           operation: out std logic vector(2 downto 0):="000");
21
     end component;
22
23
     component Calc datapath is
24
     Port (Input: in std logic vector( 7 downto 0);
25
           in select: in std logic;
26
           mem wr: in std logic;
27
           clk, rst: in std logic;
28
           operation: in std_logic_vector(2 downto 0);
29
           addr inc, addr load: in std logic;
30
           addr sel : in std logic;
31
           addr in: in std logic vector(3 downto 0);
32
           addr out: out std logic vector (3 downto 0);
33
           data bus: inout std logic vector ( 7 downto 0);
           Result out: out std logic vector ( 7 downto 0);
34
35
           en: in std logic:='1');
36
     end component;
37
38
39
     component memory is
40
     Port (clk,wr: in std logic;
41
           address: in std logic vector( 3 downto 0);
42
           data: inout std logic vector(7 downto 0));
43
     end component;
44
45
     signal op s: std logic vector(2 downto 0);
     signal input s,data_bus_s: std_logic_vector( 7 downto 0);
46
47
     signal addr s, addr out s: std logic vector(3 downto 0);
48
     signal in select s,mem wr s,addr inc s, addr load s,addr sel s: std logic;
49
     begin
50
     Controler: ctrl2 port map(clk => clk,
51
                                rst => rst,
52
                                enter => execute,
53
                                input in => input,
54
                                addr in => address,
55
                                user op => operation,
56
                                input => input_s,
57
                                addr out => addr s,
58
                                in select => in select s,
59
                                mem wr => mem wr s,
60
                                addr_inc => addr_inc_s,
61
                                addr_load => addr_load_s,
62
                                addr sel => addr sel s,
63
                                operation => op s);
64
65
     calc: calc datapath port map(Input => input s,
66
                                   in select => in select s,
67
                                   mem_wr => mem_wr_s,
68
                                   clk => clk,
69
                                   rst => rst,
```

```
70
                                       operation => op_s,
71
                                       addr inc => addr inc s,
                                       addr_load => addr_load_s,
addr_sel => addr_sel_s,
addr_in => addr_s,
72
73
74
75
                                       addr_out => addr_out_s,
76
                                       Result_out => result,
77
                                       data_bus => data_bus_s);
78
79
     Mem: memory port map(clk => clk,
80
                              wr => mem_wr_s,
81
                              address => addr_out_s,
82
                              data => data bus s);
83
84
85
     end Behavioral;
86
```

```
library ieee ;
         use ieee.std logic 1164.all ;
 2
 3
         use ieee.numeric std.all ;
 4
 5
     entity Calculator tb is
 6
     end Calculator tb ;
 7
8
    architecture structural of Calculator tb is
9
         component calculator is
10
             port(input: in std logic vector(7 downto 0);
11
                  address, operation: in std logic vector(3 downto 0);
12
                  clk, rst, execute: in std logic;
13
                  result: out std logic vector(7 downto 0));
14
         end component;
15
16
         constant add ui: std logic vector(3 downto 0):= "0000";
17
         constant add_m: std_logic_vector(3 downto 0):= "0001";
         constant sub_ui: std_logic_vector(3 downto 0):= "0010";
18
19
         constant sub_m: std_logic_vector(3 downto 0):= "0011";
20
         constant mult ui: std logic vector(3 downto 0):= "0100";
21
         constant mult m: std logic vector(3 downto 0):= "0101";
22
         constant store m: std logic vector(3 downto 0):= "0110";
23
         constant inc m: std logic vector(3 downto 0):= "0111";
24
         constant load ui: std logic vector(3 downto 0):= "1000";
25
         constant load_m: std_logic_vector(3 downto 0):= "1001";
26
27
         signal input_tb,result_tb: std_logic_vector(7 downto 0):="000000000";
28
         signal address_tb, operation_tb: std_logic_vector(3 downto 0):="0000";
29
         signal clk_tb, rst_tb: std_logic := '0';
30
         signal execute tb: std logic:='1';
31
32
         begin
33
         Test: calculator port map (input => input tb,
34
                                     address => address tb,
35
                                     operation => operation tb,
36
                                     clk => clk tb,
37
                                     rst => rst tb,
38
                                     execute => execute tb,
39
                                     result => result tb);
40
         clk tb <= NOT clk tb after 5 ns;
41
         execute TB <= not execute TB after 20 ns;
42
         -- This process will test our operations
43
         process
44
             begin
45
             input tb <= "00000001";
46
             operation tb <= load ui; --load user input
47
             rst_tb <= '1';
             wait for 7 ns;
48
49
             rst_tb <= '0';
                                        --testing reset
50
             wait for 5 ns;
51
             wait for 20 ns;
52
             operation tb <= add ui;
                                        --add user input
53
             input tb <= "00000010";
54
             wait for 40 ns;
55
             address_tb <= "0000";
56
             operation_tb <= inc_m;</pre>
                                       --increment memory
57
             input tb <= "00001010";
58
             wait for 40 ns;
             address_tb <= "0000";
59
60
             operation tb <= add m;
                                         --add from memory
61
             input_tb <= "00000111";
62
             wait for 40 ns;
63
             operation tb <= sub ui;
                                         --subtract user input
64
             input tb <= "00001010";
65
             wait for 40 ns;
66
             address tb <= "0000";
             operation_tb <= inc m;</pre>
67
                                        --increment memory
             input tb <= "00001010";
68
             wait for 40 ns;
69
```

```
70
              address tb <= "0000";
 71
              operation tb <= mult ui;
                                          --multiply user input
              input tb \leq= "00001010";
 72
 73
              wait for 40 ns;
 74
              address tb <= "0000";
 75
              operation tb <= sub m;
                                          --subtract memory
 76
              input tb <= "00001010";
 77
              wait for 40 ns;
              address tb <= "0000";
 78
 79
              operation tb <= mult m;
                                          --multiply memory
              input tb <= "00001010";
 80
 81
              wait for 40 ns;
              address tb <= "0000";
 82
              operation tb <= load m;
 83
                                         --load memory
              input_tb <= "00001010";
 84
 85
              wait for 40 ns;
              wait for 40 ns;
 86
 87
              address tb <= "0000";
 88
              operation tb <= add ui;
                                         --add user input
 89
              input tb <= "00000010";
 90
              wait for 40 ns;
 91
              address tb <= "0000";
 92
              operation tb <= add ui;
                                        --add user input
 93
              input tb <= "00111111";
 94
              wait for 40 ns;
              address tb <= "0000";
 95
 96
              operation tb <= inc m;
                                        --increment memory
              input_tb <= "00001010";
 97
 98
              wait for 40 ns;
 99
              address tb <= "0000";
100
              operation tb <= add m;
                                        --add from memory
101
              input tb <= "00000111";
              wait for 40 ns;
102
103
              address tb <= "0010";
104
              operation tb <= sub ui;
                                         --subtract user input
105
              input_tb <= "00001010";
106
              wait for 40 ns;
107
              address tb <= "0010";
108
              operation_tb <= inc_m;</pre>
                                        --increment memory
109
              input tb <= "00001010";
110
              wait for 40 ns;
111
              address_tb <= "0010";
112
              operation tb <= mult ui;
                                        --multiply user input
113
              input tb <= "00001010";
114
              wait for 40 ns;
115
              input tb <= "00000001";
              address_tb <= "0100";
116
117
              operation tb <= load ui;
                                          --load user input
118
              wait for 40 ns;
119
              address tb <= "0010";
120
              operation tb <= sub m;
                                         --subtract memory
121
              input tb <= "00001010";
122
              wait for 40 ns;
123
              address tb <= "0010";
124
              operation tb <= mult m;
                                         --multiply memory
              input tb <= "00001010";
125
126
              wait for 40 ns;
              address_tb <= "0000";
127
128
              operation tb <= load m;
                                         --load memory
              input_tb <= "00001010";
129
130
              wait for 40 ns;
131
              wait;
132
          end process;
133
      end structural;
```