



Project 3

BLOCK DIAGRAM



FPGA PINOUT



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity Calculator is
6  Port (input: in std_logic_vector(7 downto 0);
7        address,operation: in std_logic_vector(3 downto 0);
8        clk,rst,execute: in std_logic:= '0';
9        result: out std_logic_vector( 7 downto 0));
10 end Calculator;
11
12 architecture Behavioral of Calculator is
13 component CTRL2 is
14 Port (clk,rst,enter: in std_logic;
15       input_in: in std_logic_vector(7 downto 0);
16       addr_in,user_op: in std_logic_vector(3 downto 0);
17       addr_out: out std_logic_vector(3 downto 0);
18       Input: out std_logic_vector(7 downto 0);
19       in_select,mem_wr,addr_inc, addr_load,addr_sel: out std_logic;
20       operation: out std_logic_vector(2 downto 0):="000");
21 end component;
22
23 component Calc_datapath is
24 Port (Input: in std_logic_vector( 7 downto 0);
25       in_select: in std_logic;
26       mem_wr: in std_logic;
27       clk,rst: in std_logic;
28       operation: in std_logic_vector(2 downto 0);
29       addr_inc, addr_load: in std_logic;
30       addr_sel : in std_logic;
31       addr_in: in std_logic_vector(3 downto 0);
32       addr_out: out std_logic_vector(3 downto 0);
33       data_bus: inout std_logic_vector( 7 downto 0);
34       Result_out: out std_logic_vector( 7 downto 0);
35       en: in std_logic:='1');
36 end component;
37
38
39 component memory is
40 Port (clk,wr: in std_logic;
41       address: in std_logic_vector( 3 downto 0);
42       data: inout std_logic_vector(7 downto 0));
43 end component;
44
45 signal op_s: std_logic_vector(2 downto 0);
46 signal input_s,data_bus_s: std_logic_vector( 7 downto 0);
47 signal addr_s, addr_out_s: std_logic_vector(3 downto 0);
48 signal in_select_s,mem_wr_s,addr_inc_s, addr_load_s,addr_sel_s: std_logic;
49 begin
50 Controller: ctrl2 port map(clk => clk,
51                            rst => rst,
52                            enter => execute,
53                            input_in => input,
54                            addr_in => address,
55                            user_op => operation,
56                            input => input_s,
57                            addr_out => addr_s,
58                            in_select => in_select_s,
59                            mem_wr => mem_wr_s,
60                            addr_inc => addr_inc_s,
61                            addr_load => addr_load_s,
62                            addr_sel => addr_sel_s,
63                            operation => op_s);
64
65 calc: calc_datapath port map(Input => input_s,
66                             in_select => in_select_s,
67                             mem_wr => mem_wr_s,
68                             clk => clk,
69                             rst => rst,

```

```
70         operation => op_s,  
71         addr_inc => addr_inc_s,  
72         addr_load => addr_load_s,  
73         addr_sel => addr_sel_s,  
74         addr_in  => addr_s,  
75         addr_out => addr_out_s,  
76         Result_out => result,  
77         data_bus => data_bus_s);  
78  
79     Mem: memory port map(clk => clk,  
80                          wr => mem_wr_s,  
81                          address => addr_out_s,  
82                          data => data_bus_s);  
83  
84  
85     end Behavioral;  
86
```

```

1  library ieee ;
2      use ieee.std_logic_1164.all ;
3      use ieee.numeric_std.all ;
4
5  entity Calculator_tb is
6  end Calculator_tb ;
7
8  architecture structural of Calculator_tb is
9      component calculator is
10         port(input: in std_logic_vector(7 downto 0);
11              address, operation: in std_logic_vector(3 downto 0);
12              clk, rst, execute: in std_logic;
13              result: out std_logic_vector(7 downto 0));
14     end component;
15
16     constant add_ui: std_logic_vector(3 downto 0) := "0000";
17     constant add_m: std_logic_vector(3 downto 0) := "0001";
18     constant sub_ui: std_logic_vector(3 downto 0) := "0010";
19     constant sub_m: std_logic_vector(3 downto 0) := "0011";
20     constant mult_ui: std_logic_vector(3 downto 0) := "0100";
21     constant mult_m: std_logic_vector(3 downto 0) := "0101";
22     constant store_m: std_logic_vector(3 downto 0) := "0110";
23     constant inc_m: std_logic_vector(3 downto 0) := "0111";
24     constant load_ui: std_logic_vector(3 downto 0) := "1000";
25     constant load_m: std_logic_vector(3 downto 0) := "1001";
26
27     signal input_tb, result_tb: std_logic_vector(7 downto 0) := "00000000";
28     signal address_tb, operation_tb: std_logic_vector(3 downto 0) := "0000";
29     signal clk_tb, rst_tb: std_logic := '0';
30     signal execute_tb: std_logic := '1';
31
32     begin
33     Test: calculator port map (input => input_tb,
34                               address => address_tb,
35                               operation => operation_tb,
36                               clk => clk_tb,
37                               rst => rst_tb,
38                               execute => execute_tb,
39                               result => result_tb);
40
41     clk_tb <= NOT clk_tb after 5 ns;
42     execute_TB <= not execute_TB after 20 ns;
43     -- This process will test our operations
44     process
45     begin
46         input_tb <= "00000001";
47         operation_tb <= load_ui; --load user input
48         rst_tb <= '1';
49         wait for 7 ns;
50         rst_tb <= '0'; --testing reset
51         wait for 5 ns;
52         wait for 20 ns;
53         operation_tb <= add_ui; --add user input
54         input_tb <= "00000010";
55         wait for 40 ns;
56         address_tb <= "0000";
57         operation_tb <= inc_m; --increment memory
58         input_tb <= "00001010";
59         wait for 40 ns;
60         address_tb <= "0000";
61         operation_tb <= add_m; --add from memory
62         input_tb <= "00000111";
63         wait for 40 ns;
64         operation_tb <= sub_ui; --subtract user input
65         input_tb <= "00001010";
66         wait for 40 ns;
67         address_tb <= "0000";
68         operation_tb <= inc_m; --increment memory
69         input_tb <= "00001010";
70         wait for 40 ns;

```

```

70     address_tb <= "0000";
71     operation_tb <= mult_ui;    --multiply user input
72     input_tb <= "00001010";
73     wait for 40 ns;
74     address_tb <= "0000";
75     operation_tb <= sub_m;      --subtract memory
76     input_tb <= "00001010";
77     wait for 40 ns;
78     address_tb <= "0000";
79     operation_tb <= mult_m;     --multiply memory
80     input_tb <= "00001010";
81     wait for 40 ns;
82     address_tb <= "0000";
83     operation_tb <= load_m;     --load memory
84     input_tb <= "00001010";
85     wait for 40 ns;
86     wait for 40 ns;
87     address_tb <= "0000";
88     operation_tb <= add_ui;     --add user input
89     input_tb <= "00000010";
90     wait for 40 ns;
91     address_tb <= "0000";
92     operation_tb <= add_ui;     --add user input
93     input_tb <= "00111111";
94     wait for 40 ns;
95     address_tb <= "0000";
96     operation_tb <= inc_m;      --increment memory
97     input_tb <= "00001010";
98     wait for 40 ns;
99     address_tb <= "0000";
100    operation_tb <= add_m;       --add from memory
101    input_tb <= "00000111";
102    wait for 40 ns;
103    address_tb <= "0010";
104    operation_tb <= sub_ui;      --subtract user input
105    input_tb <= "00001010";
106    wait for 40 ns;
107    address_tb <= "0010";
108    operation_tb <= inc_m;       --increment memory
109    input_tb <= "00001010";
110    wait for 40 ns;
111    address_tb <= "0010";
112    operation_tb <= mult_ui;     --multiply user input
113    input_tb <= "00001010";
114    wait for 40 ns;
115    input_tb <= "00000001";
116    address_tb <= "0100";
117    operation_tb <= load_ui;     --load user input
118    wait for 40 ns;
119    address_tb <= "0010";
120    operation_tb <= sub_m;       --subtract memory
121    input_tb <= "00001010";
122    wait for 40 ns;
123    address_tb <= "0010";
124    operation_tb <= mult_m;      --multiply memory
125    input_tb <= "00001010";
126    wait for 40 ns;
127    address_tb <= "0000";
128    operation_tb <= load_m;      --load memory
129    input_tb <= "00001010";
130    wait for 40 ns;
131    wait;
132 end process;
133 end structural;

```