

Final Project

Introduction:

The overall system uses a main controller. The controller then takes in a command from the UART then interprets the input. Depending on the command the SPI will send data from the block memory or the switches. The AD2 then takes the data from the ADC. The I2c module then takes the data and outputs 12 bits. This then goes into our encoder. The encoder splits the 12 bits into two 6 bit packets if a packet is '111111' then it will concatenate '11' if the packet is not all 1's then we concatenate a '01' to the front. Th UART then sends the data back to the PC. Our python code is then able to interpret the output signal and output a sintaxe or a voltage depending on if we choose the block memory or the switches.

Methods

UART:

takes in data at a baud rate of 115200. The speed of the UART is required. If the UART is required. If the UART is slower than the I2C then we may lose data. The UART receives a command and transmits output back to the PC.

SPI:

The SPI has the option to switch between block memory or the switches on the board. The SPI sends data at 10Mhz. We chose this speed due to the previous design specifications.

I2C:

The I2C takes data that is input by the AD2. The clock speed on this 100kHz. We chose this speed because it is slower than the existing UART speed.

Encoder:

The encoder takes the 12 bits that is output by the I2C. It then splits the 12 bits into 2 6 bit packets. If the bits are '111111' then it will concatenate '11' to the front if anything else '01' concatenates to the front. This relies on the I2done and UART done signals.

I₂C : 100 kHz

SPI : 10 MHz

UART : 115200 baud rate

FIFO Depth]

Write frequency = 100 kHz

Reading frequency = 10 MHz

Burst length = 3000

$$\text{time to write} = \frac{1}{100\text{kHz}} = 10\mu\text{s}$$


$$\text{time to read} = \frac{1}{10\text{MHz}} = 1 \times 10^{-7}\text{s}$$

$$\frac{10\mu\text{s}}{1 \times 10^{-7}\text{s}} = 100$$



$$\text{FIFO} = 3000 - 100$$

$$\boxed{\text{FIFO Depth} = 2900}$$

W



use CS for SPI
Active Low



SPI

00 idle
01 transmit 1/transmit 2

I2C

5

000 Waiting
001 config/convack
010 idle
011 transmit 1/transmit 2/ack
100 receive/masterack/stop

Commands

X	X	X	X	state	SPI	ADC	<u>SW</u> rem
---	---	---	---	-------	-----	-----	------------------

Key	bin	lights	in
0	0000	X	X
2	0010	ADC	SW
3	0011	ADC	mem/cont
4	0100	SPI	SW
5	0101	SPI	mem/cont
8	1000	state	SW
9	1001	state	mem/cont

state lights

0000XX	Waiting	I2C 4msB
0001XX	configuration	
0010XX	idle	
0100XX	transmitting	
1000XX	receiving	SPI
XXXX01	IDle	
XXXX10	transmit	

FIFO Size

write width = 12 read width = 6

UART full count = 173611

UART half count = 868

I₂C clk speed to 3kSPS

$$\frac{100\text{e}6}{3000} = 33333.3$$

SPI clk

$$\frac{100\text{e}6}{500\text{e}3} = 2000$$

Block mem

$$16 \text{ bit} \cdot 2000 = 3200$$

FIFO Depth

Write frequency = 100 kHz

Reading frequency = 10 MHz

Burst length = 3000

$$\text{time to write} = \frac{1}{100\text{kHz}} = 10\mu\text{s}$$


$$\text{time to read} = \frac{1}{10\text{MHz}} = 1 \times 10^{-7}\text{s}$$

$$\frac{10\mu\text{s}}{1 \times 10^{-7}\text{s}} = 100$$

$$\text{FIFO} = 3000 - 100$$

$$\boxed{\text{FIFO Depth} = 2900}$$

Conclusion



We were able to successfully implement the final design. We learned that our I2C's speed was causing our sine wave to be warped. Once we corrected our clock speed this caused our sine wave to correctly show up. We were not able to implement the FIFO. In order to successfully implement the FIFO. We need to connect the output of the I2C to the FIFO then we take the output of the FIFO and connect it to the encoder.

