

Birla Institute of Technology and Science – Pilani, Hyderabad Campus
Second Semester 2015-16

CS F342: Computer Architecture Assignment (15 Marks)


1. (a) Implement 3-stage pipelined processor in verilog. This processor supports load immediate (li) and shift right arithmetic (sra) instructions only. The processor has Reset, CLK as inputs and no outputs. The processor has instruction fetch unit, register file and Execution/Writeback unit. The processor also contains two pipelined registers IF/ID and ID/EXWB. When reset is activated the PC, IF/ID, ID/EXWB registers are initialized to 0, the instruction memory and registerfile get loaded by predefined values. When the instruction unit starts fetching the first instruction the pipeline registers contain unknown values. When the second instruction is being fetched in IF unit, the IF/ID registers will hold the instruction code for first instruction. When the third instruction is being fetched by IF unit, the IF/ID register contains the instruction code of second instruction and ID/EXWB register contains information related to first instruction. The instruction and the 8-bit instruction format are shown below:

sra DestinationReg, shiftamount (Shifts data in register specified by register number in RDst field by shift amount and moves back result to same register. Opcode for sra is 00)



Example usage: sra R0, 4 Arithmetic shift value in R0 by 4 times and store result back in R0.

li DestinationReg, ImmediateData (Signextends data specified in instruction field (2:0) to 8-bits and stores it in register specified by register number in RDst field. Opcode for sra is 11)



Example usage: li R3, 4 (4 = 100, signextension will result in 1111100. This data moves in to R3.


Assume the register file contains 8 registers (R0-R7) each register can hold 8-bit data. On reset assume that the instruction memory gets initialized with four instructions.

li Rx, 4
sra Rx, 2
sra Ry, 4
li Rz, 23

Where x , y, z are related to last 3 digits of your ID No.

If ID number: 20XXXXXXABCH, then $x = A \bmod 8 \ (A \% 8)$,
 $y = (B+2) \bmod 8 \ ((B+2) \% 8)$,
 $y = (C+3) \bmod 8 \ ((C+3) \% 8)$,

A block level representation of 3-stage pipelined processor is shown below. Please note that for registerfile implementation, both read and write are independent of clk. Write operation depends on control signal.



As part of the assignment three files should be submitted in zipped folder.

1. PDF version of this Document with all the Questions below answered with file name as IDNO_NAME.pdf.
2. Design Verilog Files for instruction fetch block, Register file and Pipeline registers.
3. Design Verilog file for the main processor.

The name of the zipped folder should be in the format IDNO_NAME.zip

The due date for submission is 16-March-2016, 5:00 PM.


Name: AMAN NIDHI

ID No: 2013A3PS400H

Questions Related to Assignment

1. Draw the complete datapath and control signals of the 3-stage pipelined processor. A sample datapath for 5-stage pipelined MIPS processor has been discussed in class. A ppt named Assignmenthelp.ppt contains this 5-stage processor is uploaded in CMS. You can modify this according to your specification.

Answer:



2. Implement the Instruction Fetch block. Copy the image of Verilog code of the Instruction fetch block here

```

3
4 module instr_fetch(
5     input clk,
6     input reset,
7     output [7:0] instr
8 );
9
10    reg [7:0] pointer;
11    wire [7:0] memory[0:3];
12    assign instr = memory[pointer];
13    always @ (posedge clk)
14    begin
15        if (reset)
16            pointer <= 8'b00000000;
17        else
18            pointer <= pointer + 1;
19    end
20
21    // memory content
22
23    assign memory[0]=8'b11100100;
24    assign memory[1]=8'b00100010;
25    assign memory[2]=8'b00010100;
26    assign memory[3]=8'b11011010;
27 endmodule
28

```

Answer:

3. Implement the Register File and copy the image of Verilog code of Register file unit here.

```

1 `timescale 1ns / 1ps
2
3 module regfile(
4     input [2:0] reg_1,
5     input [2:0] reg_2,
6     input reset,
7     input write,
8     output [7:0] reg_1_data,
9     output [7:0] reg_2_data,
10    input [7:0] writeback,
11    input [2:0] reg_write,
12    output [7:0] x,y,z//For checking the outputs in test bench
13 );
14 reg [7:0] register[0:7];
15 assign reg_1_data = register[reg_1];
16 assign reg_2_data = register[reg_2];
17 always @ (negedge write)
18     if (reset)
19         begin

```

Answer:

```

20     register[0]<=8'b11101100;
21     register[1]<=8'b0;
22     register[2]<=8'b11101100;
23     register[3]<=8'b11100000;
24     register[4]<=8'b11101111;
25     register[5]<=8'b0;
26     register[6]<=8'b0;
27     register[7]<=8'b0;
28     end
29     else
30     begin
31     register[reg_write]=writeback;
32     end
33     assign x = register[4];
34     assign y = register[2];
35     assign z = register[3];
36 endmodule
37

```

4. Implement complete processor in Verilog (using all the datapath blocks). Copy the image of Verilog code of the processor here.

Answer:


```
3
4 module processor(
5     input clk,
6     input reset,
7     output [7:0] x,y,z
8 );
9     wire [7:0] instr;
10    wire [1:0] func;
11    wire [2:0] rdst,rsrc,rdst_2,imm_data_out;
12    wire [7:0] reg1_data,reg2_data,write_data;
13    wire [7:0] reg1_data_2,reg2_data_2;
14    wire alu_control;
15    wire write,status,status_2;
16    instr_fetch a(clk,reset,instr);
17    if_idreg b(clk,reset,instr,func,rdst,rsrc,status);
18    regfile c(rdst,rsrc,reset,write,reg1_data,reg2_data,write_data,rdst_2,x,y,z);
19    id_wbreg d(clk,reset,reg1_data,reg2_data,reg1_data_2,reg2_data_2,rdst,rsrc,rdst_2,imm_data_out,status,status_2);
20    execute e(reg1_data_2,reg2_data_2,imm_data_out,alu_control,write_data);
21    control_unit f(clk,func,alu_control,write,status,status_2,reset);
22
23 endmodule
```

5. Test the processor design by initializing the instruction memory with a set of instructions (mentioned earlier) and register file with a set of values. List below the data you have filled your registers with.

Answer: R0: 8'b11101100 R1: 8'b0 R2: 8'b11101100 R3: 8'b11100000 R4: 8'b11101111
R5: 8'b0 R6: 8'b0 R7: 8'b0

Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, RESET):



6. Are there any data hazards for processor

Answer Yes or No: NO

Give detailed reasoning for your answer here:

Unrelated Questions

What were the problems you faced during the implementation of the processor?

Answer:

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: nope, I took help from manoj. we had to discuss on how the data flow will occur and also looked some code on internet

Honor Code Declaration by student:

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: AMAN NIDHI
ID No.: 2013A3PS400H

Date: 17/3/16