


Digital Logic

From Boolean algebra to
implementing logic circuits

Tutorials





Outline

- Boolean algebra
- Logic gates
- Truth table
- Logic expressions
- Implementing digital logic using gates
- Karnaugh map – logic minimization
- Using NAND, NOR gates only.
- Binary numbers
- ADC – Analog to digital conversion



Boolean Algebra

- Boolean variables
 - Can have values of either TRUE (1), FALSE(0)
 - Can represent
 - either truth or falsehood of a statement
 - ON or OFF states of a switch
 - High(5V) or low(0V) of a voltage level



Boolean operation

AND ($x.y$)			OR($x+y$)			NOT(x)	
x	y	$x.y$	x	y	$x+y$	x	\bar{x}
0	0	0	0	0	0	0	1
0	1	0	0	1	1	1	0
1	0	0	1	0	1	0	1
1	1	1	1	1	1	1	0



Basic laws of Boolean Algebra

$$0 + A = A$$


$$1 + A = 1$$

$$A + A = A$$

$$A + \bar{A} = 1$$

$$0 \cdot A = 0$$

$$1 \cdot A = A$$



Basic laws of Boolean Algebra

$$A \cdot A = A$$

$$A \cdot \overline{A} = 0$$

$$A = \overline{\overline{A}}$$


$$A + B = B + A$$

$$A \cdot B = B \cdot A$$




Logic Gates


- Electronic circuits used to perform boolean logic operations are known as logic gates.




AND





NOT




OR



NAND



NOR




DeMorgan's Theorem


$$\widehat{A+B} = \overline{A} \cdot \overline{B} \rightarrow \text{Inverting a sum results in}$$

$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad \text{product of inverted signals.}$$

NOR : $\widehat{A+B} = \overline{A} \cdot \overline{B}$



NAND $\overline{A \cdot B} = \overline{\overline{A} + \overline{B}}$





Universality of NAND gates

- AND, OR, NOT gates can be obtained from NAND gate

$$A \rightarrow \text{NAND} \rightarrow \bar{A}$$

as $\overline{\bar{A} \cdot \bar{A}} = \bar{A}$

$$\underline{A \cdot B} = \underline{\overline{\bar{A} \cdot \bar{B}}}$$

$$\underline{A + B} = \underline{\overline{\overline{A} + \overline{B}}} = \underline{\overline{\bar{A} \cdot \bar{B}}}$$



Universality of NOR gates


- AND, OR, NOT gates can be obtained from NOR gate

$$\overline{A + A} = \overline{\underline{A}} \quad \text{as} \quad \underline{A + A} = A; \quad \text{Diagram: } A \rightarrow \text{NOR gate} \rightarrow \overline{A}$$

$$\underline{A \cdot B} = \overline{\overline{\overline{A} \cdot \overline{B}}} = \overline{\overline{\overline{A} + \overline{B}}}; \quad \text{Diagram: } A \rightarrow \text{NOR gate} \rightarrow \overline{\overline{A}}; \quad B \rightarrow \text{NOR gate} \rightarrow \overline{\overline{B}}$$

$$\underline{A + B} = \overline{\overline{A + B}}; \quad \text{Diagram: } A \rightarrow \text{NOR gate} \rightarrow \overline{A}; \quad B \rightarrow \text{NOR gate} \rightarrow \overline{B}$$

Truth table and logic expression




- Consider a logic circuit having two inputs A, B and one output C.
- The output becomes 1 when only one input is TRUE (1), but is FALSE(0) other wise.

Truth table

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

A	B	C	\bar{z}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



SUM OF PRODUCTS expression

- For each row in the Truth table, with '1' at the output column, we can create a PRODUCT term of all inputs.
 - Take the input, if the entry for it is 1
 - Take the input with a bar, if the entry for it is 0
- The logic expression will be SUM of these PRODUCTS (SOP)

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{array}{l}
 \begin{array}{c|c}
 A & B \\
 \hline
 0 & 1 \\
 1 & 1
 \end{array} = 1 \\
 \overline{A} \cdot B + A \cdot \overline{B}
 \end{array}$$

$$C = \overline{A} \cdot \overline{B} + \overline{A} \cdot B$$

SOP

$$C = (\overline{A} \cdot B) + (A \cdot \overline{B})$$



PRODUCT OF SUMs terms


- For each row in the Truth table, with '0' at the output column, we can create a SUM term of all inputs.
 - Take the input, if the entry for it is 0
 - Take the input with a bar, if the entry for it is 1
- The logic expression will be PRODUCT of SUMs (POS).

A	B	C	
0	0	0	0
0	1	1	1
1	0	1	0


Diagram illustrating the conversion of a truth table row to a sum term. The first row (A=0, B=0, C=0) is highlighted with a red box and corresponds to the sum term $(\bar{A} + \bar{B})$. The third row (A=1, B=0, C=1) is highlighted with a red box and corresponds to the sum term $(\bar{A} + B)$.

POS .

$$C = \underline{(A + B)} \cdot \underline{(\bar{A} + B)}$$



Truth table – Logic expressions



$$\begin{aligned}
 & (A + B + C) \leftarrow \\
 & (A + \bar{B} + \bar{C}) \leftarrow \\
 & (\bar{A} + \bar{B} + C) \leftarrow \\
 & (\bar{A} + \bar{B} + \bar{C}) \leftarrow
 \end{aligned}$$

A	B	C	W
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$$\begin{aligned}
 & \bar{A} \cdot \bar{B} \cdot C \\
 & A \cdot B \cdot \bar{C} \\
 & A \cdot \bar{B} \cdot \bar{C} \\
 & A \cdot \bar{B} \cdot C
 \end{aligned}$$


Sum of Products (SOP)

$$W = \underline{\bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C}} + A \cdot \bar{B} \cdot C$$

Product of Sums (POS)

$$W = (A + B + C) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + \bar{B} + C) \cdot (\bar{A} + \bar{B} + \bar{C})$$

Design logic circuits: Implementing logic expressions




- Logic expressions are in either Sum of Product (SOP) or Product of Sums (POS) form
- Implement the sum term using OR gates and product term using AND gates
- Hence, using AND, OR and NOT gates we can implement any logic expressions




Implementing sop and pos


$$\textcircled{1} \quad W = \overline{A} \cdot \overline{B} + \overline{\overline{A}} \cdot \overline{\overline{B}}$$



$$\textcircled{2} \quad Z = (\overline{A} + B) \cdot (\overline{\overline{A}} + B) \quad \text{P.O.S.}$$



Design logic circuits: Implementing logic expressions




- As designer, our aim will be to use minimum number of gates.
- We need to minimize the SOP and POS expressions.
- There are two ways for this:
 - Boolean algebra laws
 - Graphical method – Karnaugh map



Karnaugh Maps


- It is a graphical representation of the truth table – each row in truth table corresponds to one cell in the K-map.
- The adjacent (horizontal or vertical) cells have only one variable changing from 0 to 1 or vice versa.



Truth table to K-map more examples



A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



AB

00
01
10
11



Grouping adjacent cells

- Group adjacent cells containing same values
- Group in powers of 2 (2^n) i.e. in 2, 4, 8 etc.
- The bigger the group smaller the term – a ↑
group with 2^n terms has n terms less ↓

Diagram illustrating Karnaugh map grouping:

	AB\CD	00	01	11	10
00	0	0	1	1	0
01	0	0	0	0	0
11	1	1	1	1	1
10	0	0	0	0	0


Annotations:

- Red arrows point to the columns labeled 00, 01, 11, and 10.
- Red circles highlight the cells (01, 11) and (11, 10).
- A red bracket above the 11 column indicates a group of 2 cells, labeled 2×2^1 .
- A red bracket above the 10 row indicates a group of 4 cells, labeled 4×2^0 .
- Blue arrows point to the columns labeled 00, 01, and 11.
- Blue circles highlight the cells (00, 01), (01, 11), and (11, 10).
- A blue bracket above the 11 column indicates a group of 4 cells, labeled 4×2^0 .
- Labels "AB" and "CD" are placed near the top-left and bottom-right corners respectively.

$$\begin{aligned}
 & \overline{AB} \overline{C} \overline{D} + AB \overline{C} \overline{D} = \\
 &= (\overline{A} + A) B \overline{C} \overline{D} \\
 &= 1 \cdot B \overline{C} \overline{D} = B \overline{C} \overline{D} \\
 &\text{Variables with both 0 and 1 go.}
 \end{aligned}$$



Adjacent cells



Leftmost column $AB = 00$

Rightmost column $AB = 10$

As only A changes from 0 to 1, the left most column and right most column are adjacent

- * Topmost row and bottom most row are also adjacent.


- * The four corners can be grouped together

$$MSOP = B \cdot D + \bar{B} \cdot \bar{D}, \quad MPOS = (\bar{B} + D) \cdot (B + \bar{D})$$



K-Map for minimizing

A	B	C	W
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




- * Try to form as big a group as possible
- * One cell can be part of more than one group if necessary.

Example : Truth table to Karnaugh Map



	A	B	C	Z
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	



M_{SOP}, M_{PDS}

$$Z_{M_{SOP}} = \bar{A} \cdot B + \bar{B} \cdot C$$


$$Z_{M_{PDS}} = (\bar{A} + \bar{B}) \cdot (B + C)$$

Logic design using only NAND or only NOR gates




- NAND, NOR gates are universal gates
- The AND, OR, NOT can be converted into NAND/NOR gates


NOT can be made of NAND gate



$$\underline{A \cdot B} = \overline{\overline{A \cdot B}} \quad \Rightarrow \text{can be replaced by}$$




$$\underline{A + B} = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}} \quad \Rightarrow \text{can be replaced by}$$






Alternate NAND NOR symbols


$$C = \overline{A \cdot B} = \overline{\overline{A}} + \overline{\overline{B}} \text{ (DeMorgan's law).}$$



$$D = \overline{A + B} = \overline{\overline{A}} \cdot \overline{\overline{B}} \text{ (DeMorgan's law)}$$




Converting Circuit with AND, OR to NAND or NOR only




- We shall use the alternate gate representation where ever necessary to do the conversion



- Add bubbles(inverters) – can put two bubbles at any point without changing the logic
 - at the input of AND gate to convert AND to NOR
 - at the output of AND to convert it to NAND
 - at the input of OR gate to convert OR to NAND
 - at the output of OR to convert OR to NOR




From AND, OR , NOT to NAND only



- For AND gate, put an inverter (bubble) at its output.
- For OR gate, put bubbles at the inputs.
- At any point, we can put two bubbles without changing anything.



From AND, OR , NOT to NOR only



- For OR gate, put an inverter (bubble) at its output.
- For AND gate, put bubbles at the inputs.
- At any point, we can put two bubbles without changing anything.



Tutorial Q1

Design a circuit which outputs 1 when a 3 bit input represents a prime number and outputs 0 otherwise.

Show the:

- a) TRUTH table ✓
- b) SOP and POS expressions
- c) Karnaugh map ↗
- d) MSOP and MPOS expressions ↗
- e) Implement using NAND gates only


N_2	N_1	N_0	D_{2e}	D_{1P}
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

T. T.

T.T.

	N_2	N_1	N_0	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

3 bit - prime number




$$SOP = \bar{N}_2 \cdot N_1 \cdot \bar{N}_0 + \bar{N}_2 \cdot N_1 \cdot N_0 + N_2 \cdot \bar{N}_1 \cdot \bar{N}_0 +$$

$$PDS = (N_2 + N_1 + N_0) \cdot (N_2 + N_1 + \bar{N}_0) \cdot (N_2 + \bar{N}_1 + N_0) \cdot (\bar{N}_2 + N_1 + N_0)$$

$$MSOP = \bar{N}_2 \cdot N_1 + N_2 \cdot N_0$$


$$MPDS = (N_2 + N_1) \cdot (\bar{N}_2 + N_0)$$




$$Z_{MSOP} = \overline{N_2} N_1 + N_2 \cdot N_0$$

$$Z_{MPOS} = (\underline{N_2 + N_1}) \cdot (\underline{\overline{N_2} + N_0})$$

NAND only



Alt NAND



NAND's only



Tutorial Q2

Design a circuit which outputs 0 when a 4 bit input represents a number greater than 5 and less than 13, and outputs 1 otherwise.

Show the:


- a) TRUTH table
- b) Karnaugh map
- c) MSOP and MPOS expressions
- d) Implement using NOR gates only

$$\begin{aligned} f_P &= 0 && \text{if } N \geq 6 \text{ and } N < 13 \\ &= 1 && \text{otherwise.} \end{aligned}$$

	N_3	N_2	N_1	N_0	Z
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

T.T.

\rightarrow K-map





$$Z = \underset{m\text{sof}}{\bar{N}_3 \cdot \bar{N}_1} + \bar{N}_3 \cdot \bar{N}_2 + N_3 N_2 N_1 \\ + N_3 N_2 N_0$$

$$Z_{MPOS} = (\bar{N}_3 + N_2) \cdot (\bar{N}_3 + \bar{N}_1 + N_0) \cdot \\ \cdot (\bar{N}_3 + \bar{N}_2 + \bar{N}_1)$$



$$Z = \overline{N_3} \overline{N_1} + \overline{N_3} \overline{N_2} + N_3 N_2 N_1 + N_3 N_2 N_0$$




NOR



Tutorial Q3

- Minimization of logic expression using K-map






Tutorial Q4

- Minimization of logic expression using K-map

$$Z = (\bar{A} + B) \cdot (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + \bar{C})$$



$$\begin{matrix} & 0 & 1 & 1 \end{matrix}$$

$$Z_{\text{mpos}} = (\bar{B} + \bar{C}) \cdot (\bar{A} + B)$$