

## **CG3207: COMPUTER ARCHITECTURE**


**C51 Cross Compiler to VHDL** 


## C51 Cross Compiler:

This manual briefly illustrates how to use a C51 cross compiler to create hexadecimal codes for use in the ROM of the VHDL project. Note that this is a quickstart version of the C51 Cross Compiler and it is highly recommended that you understand the latter before reading this manual.

After going through this manual, you should be able to start creating your own code in C and obtain the hexadecimal format code for use in the ROM file. Together with the **CG3207 VHDL Refresher** manual, you should be able to download your program to the FPGA and show its function.

## **Brief Introduction to C51 Cross Compiler**





 Download the Keil C51 compiler from the following web address:

https://www.keil.com/download/product/

The above website requires free registration. Alternatively, a copy (c51v905) has been uploaded to IVLE for your convenience.

- 2. Proceed with the installation of the program.
- 3. After the installation, launch the program "Keil uVision4".
- Go to Project → New uVision Project and enter your project file name
- 5. In the select device window, Choose:

Atmel → T80C51

Leave the other settings as default. They can be changed depending on your requirement later on.


- 6. When asked to "Copy Standard 8051 Startup code...", choose No. The other option is also correct, and will lead to a change in the order of instructions created in the hex file later on.
- 7. Go to File  $\rightarrow$  New
- 8. Type your desired code. For example:

```
#include <REG51.H>
sbit OUTPUT = P1^0;
void main()
{
    unsigned char x;
    while(1)
    {
        OUTPUT =~ OUTPUT;
        for (x=100; x>0; x--);
    }
}
```


9. Go to File → Save

For example, save the text as: my\_hello.c

C51 Cross Compiler to VHDL Page 3 of 9



- Expand Target 1, right click on Source Group 1 and select Add Files to Group 'Source Group 1'
- 11. Add the file that you have saved, for example: my\_hello.c




Right click on Target 1 and click on Options for Target 'Target
 1'


C51 Cross Compiler to VHDL Page 4 of 9



13. Set the settings for *Target* as shown in the screenshot. You can change them later on depending on your needs.





14. Set the settings for *Output* as shown in the screenshot. You can change them later on depending on your needs.




15. Right click on Target 1 and click on Build target

Note that the compiler is case sensitive. If port 1 is defined in lowercase as **p1^0**, instead of the uppercase **P1^0**, error messages will appear.







16. The hex file will be created in the folder where you created your project. You can use notepad to open it, and a screen similar to the screenshot will be shown.

The format is that of Intel HEX. Further information is available on:

http://en.wikipedia.org/wiki/Intel HEX

17. For understanding purposes, some comments have been added as shown in the screenshot.

The other lines of codes are created depending on the device chosen.

For this project, it is not required to burn the program directly to the microprocessor. Hence, only the data potion will be used and the hex code related to the initial value of the program counter is not utilised.

18. The data code can be copied directly to the ROM, just as you would for testing your individual instructions in binary format.

Note the format for hex codes.

Details on the actual mnemonic being used is shown on page 26 in the C51 Cross Compiler.

The ports available for use include P0, P1, P2, P3.

In this example, port P1^0 was used, and the address is x90 as shown on line 33 and as indicated in the programmer's guide. When running the VHDL simulation test, you should notice that P1^0 is being complemented while in the loop.

In case any of the instructions being used has logical errors, the end result will not be as expected, and your instructions has to be reverified.

To make it easier to read the hexadecimal codes, you might want to check page 179-184 of *The C51 Primer*.

C51 Cross Compiler to VHDL Page 6 of 9

```
80
         -- Clock period definitions
        constant clk period : time := 100 ns;
 81
 82
 83
     BEGIN
 84
        p1_in <= p1_out;
 85
 86
 87
        -- Instantiate the Unit Under Test (UUT)
 88
        uut: i8051_top PORT MAP (
               clk => clk,
 89
               rst => rst,
 90
 91
                ale => ale,
 92
                psen => psen,
                ea => ea,
 93
 94
               p0 in => p0 in,
               p0 out => p0 out,
 95
               p1_in => p1_in,
 96
                p1_out => p1_out,
 97
               p2_in => p2_in,
 98
                p2_out => p2_out,
 99
100
                p3 in => p3 in,
                p3_out => p3_out,
101
                pc_debug => pc_debug
102
103
104
105
        -- Clock process definitions
106
        clk_process :process
107
        begin
            clk <= '0';
108
109
            wait for clk period/2;
           clk <= '1';
110
           wait for clk_period/2;
111
        end process;
112
```

```
19. The above example makes use of P1 as being both an input and output. In the actual microprocessor hardware, P0, P1, P2 and P3 can act as input ports and output ports, as shown in the microprocessor hardware datasheet 00A.
```

However, in the VHDL code given, P1 is defined separately: p1\_in as input and p1\_out as output. Hence, in the test bench, an additional line of code can be added:

```
p1 in <= p1 out;
```

Modifying the test bench does not affect FPGA programming. The test bench is for simulation only. A pushbutton cannot be used as an output, just as a LED cannot be used as an input.

20. Additionally, these changes are also made for the results to be visible in simulation:

```
p0_out <= p0_out_bar;
p1_out <= p1_out_bar;
p2_out <= p2_out_bar;
p3_out <= p3_out_bar;</pre>
```

```
232
233
     begin
234
        rst_bar <= not rst;
235
236
        p0_out <= p0_out_bar;
        p1_out <= p1_out_bar;
237
        p2 out <= p2 out bar;
238
        p3_out <= p3_out_bar;
239
240
        process (clk,clk_div,counter2)
           begin
241
           if( rst = '0' ) then
242
              counter2 <= (others => '0');
243
              clk div <= '0';
244
              elsif clk='1' and clk'event then
245
              counter2 <= counter2+1;</pre>
246
247
               -- if counter2 = "11111111111111111" then
                 clk div <= not clk div;
248
              -- end if;
249
250
            end if:
        end process;
251
252
```

```
#include <REG51.H>
02
   sbit my_out = P2^0;
03
04
05
   void main()
06
07
        unsigned char my in;
08
09
        while(1)
10
11
             mv in = P1^0;
12
             my_out = my_in;
13
14
```

21. These codes show how to make an output follow an input. As an example, it could represent pressing a pushbutton and to have a LED light up.

For this code, the input will be pin 0 of port 1 and the output will be pin 0 of port 2.

:03000000020800F3


:0C080000787FE4F6D8FD75810702080C33

:09080C00AF90EF24FF92A080F7E9

:0000001FF

```
22. The hex code is generated. Note that the order of hex code is different from step 16 because the option to include the startup code was chosen in step 6. This does not matter for our case.
```

The hex code is further explained in *Intel Hex Description* and *ROM Contents*.



 Generate the rom content file by following the instructions in hex2rom (readme.txt)

The password for the zip file is: 3207

```
#Clock is 16 MHz
 5
    NET "clk" LOC = "C10";
 6
 8
    #Mapping rst to EF3 FPGA PUSH C
    NET "rst" LOC = "L3";
 9
10
    #Mapping Pin 0 of Port 1 to EF2 FPGA PUSH B
11
    NET "p1 in<0>" LOC = "H5";
12
13
14
    #Mapping Pin 0 of Port 2 to LED2(D4)
    NET "p2 out<0>" LOC = "C16";
```

24. After copying the hex code exactly as they are to the int rom.vhd, create a constraint file with the following:

```
NET "clk" LOC = "C10"; #Clock is 16 MHz

NET "rst" LOC = "L3"; #Mapping rst to EF3 FPGA_PUSH_C

NET "p1_in<0>" LOC = "H5"; #Mapping Pin 0 of Port 1 to EF2

FPGA_PUSH_B

NET "p2_out<0>" LOC = "C16"; #Mapping Pin 0 of Port 2 to

LED2(D4)
```

You can also use square brackets "[]" instead of "<>"

```
246
247
248
        rst bar <= not rst;
249
        p0 out <= not p0 out bar;
        p1 out <= not p1 out bar;
250
        p2 out <= not p2 out bar;
251
        p3 out <= not p3 out bar;
252
        clk div <= clk;
253
254
     -- process (clk,clk_div,counter2)
255
           begin
256
           if ( rst = '0' ) then
    1
257
              counter2 <= (others => '0');
258
              clk div <= '0':
259
            elsif clk='1' and clk'event then
260
              counter2 <= counter2+1;
261
             if counter2 = "11111111111111111" then
    ___
262
                clk div <= not clk div;
263
             end if:
264
            end if;
265
     -- end process;
266
267
```

```
246
     begin
247
248
        rst bar <= not rst;
        p0 out <= p0 out bar;
249
250
        p1_out <= p1_out_bar;
        p2_out <= p2_out_bar;
251
        p3 out <= p3 out bar;
252
253
        clk div <= clk;
254
255
     -- process (clk,clk div,counter2)
           begin
256
     -
           if ( rst = '0' ) then
257
             counter2 <= (others => '0');
258
              clk div <= '0';
259
260
             elsif clk='1' and clk'event then
261
    counter2 <= counter2+1;
              if counter2 = "11111111111111111" then
262
                 clk div <= not clk div;
263
264
              end if;
            end if:
265
266
     -- end process;
267
```

```
: std_logic_vector(7 downto 0);
245
     signal counter2
246
247
     begin
        rst bar <= not rst;
248
249
        p0_out <= not p0_out_bar;
        p1_out <= not p1_out_bar;
250
        p2 out <= not p2 out bar;
251
        p3_out <= not p3_out_bar;
252
253
254
        process (clk,clk_div,counter2)
255
           begin
           if ( rst = '0' ) then
256
              counter2 <= (others => '0');
257
              clk div <= '0';
258
              elsif clk='1' and clk'event then
259
260
              counter2 <= counter2+1;
              if counter2 = "111111111" then
261
                 clk div <= not clk div;
262
263
              end if;
            end if:
264
        end process;
265
```

25. There are several ways in which your FPGA can behave now, depending on how the i8051 top is programmed.

For this case, the clock "clk\_div" will run at a speed of 16 MHz (62.5 ns).

To activate the microprocessor, push button C, as defined in step 24, is pressed and held. When the microprocessor is deactivated, LED2 will be off. When the microprocessor is activated, LED 2 will be on. This is because of the way the C program was written.

When push button B, as defined in step 24, is pressed and held, LED2 will turn off.

This is similar to an active low circuit.

(The bit file for this step is Bit - 01)

 For this case, the clock "clk\_div" will run at a speed of 16 MHz (62.5 ns).

To activate the microprocessor, push button C, as defined in step 24, is pressed and held. When the microprocessor is deactivated, LED2 will be on. When the microprocessor is activated, LED 2 will be off. This is because of the way the C program was written.

When push button B, as defined in step 24, is pressed and held, LED2 will turn on.

This is similar to an active high circuit and is more intuitive for us.

(The bit file for this step is Bit - 02)

 For this case, the clock "clk\_div" will run at a speed of 2 \* 62.5 Khz (2 \* 16 us).

FPGA clock is 16 MHz or (1 / 16x10<sup>6</sup>) seconds The counter2 is 8 bits or 256 possible values

The clk\_div <= clk\_div code create an increasing edge after (1 /  $16x10^6$ ) \* (2^8) = 16 us, and a decreasing edge after another 16 us. Hence, one whole cycle is 32 us.

This is similar to step 25, except that push button B needs to be held for some seconds before visible changes on the LED occur. Push button C is not affected because it does not make use of clk div.

(The bit file for this step is Bit - 03)

```
signal counter2
                           : std_logic_vector(7 downto 0);
246
247
     begin
248
     -- rst bar <= not rst;
        p0_out <= p0_out_bar;
249
        p1 out <= p1 out bar;
250
        p2_out <= p2_out_bar;
251
252
        p3 out <= p3 out bar;
253
        process (clk,clk div,counter2)
254
255
           begin
           if( rst bar = '1' ) then
256
257
              counter2 <= (others => '0');
              clk div <= '0';
258
              elsif clk='1' and clk'event then
259
260
               counter2 <= counter2+1;
261
               if counter2 = "11111111" then
                 clk div <= not clk_div;
262
263
               end if:
264
             end if;
        end process;
265
```

28. For this case, the clock "clk\_div" will run at a speed of 2 \* 62.5 Khz (2 \* 16 us).

FPGA clock is 16 MHz or (1 / 16x10<sup>6</sup>) seconds The counter2 is 8 bits or 256 possible values

The clk\_div <= clk\_div code create an increasing edge after (1 /  $16x10^6$ ) \* (2^8) = 16 us, and a decreasing edge after another 16 us. Hence, one whole cycle is 32 us.

This is similar to step 26, except that push button B needs to be held for some seconds before visible changes on the LED occur. Push button C is not affected because it does not make use of clk div.

(The bit file for this step is Bit - 04)

Create your "simple" program: one which uses "as much instructions as possible". Additional hardware can be used to connect to the FPGA for increased user friendliness, understanding and friendliness.

You can also refer to manual C51 Cross Compiler, The C51 Primer, uVision 2 and website links such as:

http://www.keil.com/support/man\_c51.htm

These might help you in case you need to know what C instructions converts to what mnemonics.

The P0, P1, P2 and P3 can be mapped to the FPGA pins, touchpads or LEDs, as described in manual Xilinx Spartan-3A Evaluation Kit User Guide, and using instructions from manual CG3207 VHDL Refresher.

Take note of the SFR Memory Map and bit addressable when addressing the different ports. Also, the I/O pins for the GPIO Header are CMOS that use 3.3 V.

You are encouraged to understand *Intel Hex Description* and *ROM Contents* to make your debugging easier. Analysis of errors and results can be done in simulation, as creating the bit file for the FPGA each time is time consuming and does not provide details for the individual registers.

In case the above example does not work, you can test just the main hex code **AF90EF24FF92A080F7** and analyse your PC, IR, states and other registers you need. If they work as intended, then you should check the other instructions, such as DJNZ, LMJP and so on.