# **Chapter 4 : Synthesis**

- Basic Concepts
- Partitioning for Synthesis
- Constraining Designs
- Optimizing Designs




# **Available Tools from Synopsys**


- Library Compiler
- RTL Synthesis
  - Design Compiler, Power Compiler, PrimeTime, PrimeRail, NanoSim
- Design Implementation
  - DFT Compiler, DFT MAX, BSD Compiler, TetraMAX ATPG
- Physical Implementation
  - IC Compiler, JupiterXT
- For more information:

http://www.synopsys.com

# **Need Help?**

- Unix command "sold"
- From Design Vision : Help→On-Line Documentation






# **Design Compiler Interfaces**



- Two ways to interface to DC
  - GUI interface: design\_vision -xg
  - DC Shell: dc\_shell-xg-t (Tcl)



# **Technology Libraries**

- When DC maps a circuit, how will it know which cell | library you are using? How will it know the timing of your cells?
- The ASIC vendor must provide a DC-compatible technology library for synthesis.
- Synopsys technology library is a text file(.lib) which is compiled using Library Compiler to generate a binary format with ".db" extension. It includes:
  - Library group name of the library
  - Library level attributes contains library features that applies to entire library
  - Environment description

     models the variations of temperature, voltage and manufacturing processes, wire-load models.
  - Cell description

# **An Example of Technology Library**



#### Example of a cell description in .lib Format

```
cell ( OR2_3 ) {
    area : 8.000 ;
    pin ( Y ) {
                                                  Cell name
                                                 Cell Area
         direction : output;
         timing ( ) {
              related_pin : "A" ;
             timing_sense : positive_unate ;
             rise_propagation (drive_3_table_1) {
                    values ("0.2616, 0.2608, 0.2831,..)
                                                                 Pin A -> Pin Y nominal
                                                                 delays (look-up table)
              rise_transition (drive_3_table_2) {
                values ("0.0223, 0.0254, ...)
                                                                  Pin Y functionality
         function : "(A | B)"; ◀
         max_capacitance : 1.14810 ; min_capacitance : 0.00220 ;
                                                                  Design Rules for
                                                                  Output Pin
    pin ( A ) (
         direction : input;
                                                                 Electrical
         capacitance : 0.012000;
                                                                 Characteristics of
                                                                 Input Pins
```

# **Target Library Variable**



- The Target Library is the library used by Design Compiler for building a circuit
- During mapping, DC will
  - Choose functionally-correct gates from this library
  - Calculate the timing of the circuit using vendorssupplied timing data for these gates
- Target\_library is a reserved variable in DC
   set target\_library my\_tech.db
   -point to library file provided by ASIC vendor

# **Link Library Variable**




• Used to resolve design references


```
set link_library "* my_tech.db"


DC Memory Target Library
```


- First DC searches the memory and then the library files specified in the link\_library variable
- Second DC searches the all paths defined in the search\_path variable





```
How to Resolve Design References that is
not set in link_library?
      risc_design
                           TOP.v
                           module TOP (A,B,OUT1);
                             input A, B;
                             output [1:0] OUT1;
       my_tech.db source/
                              ALU U1 (.AIN (A), . .
L DECODE.ddc
                    TOP.v
                              DECODE U2 (.A (BUS0), .
                    ALU.v
 dc_shell-xg-t> set target_library my_tech.db
 dc_shell-xg-t> set link_library "* my_tech.db"
 dc shell-xg-t> read verilog source/ALU.v
 dc_shell-xg-t> read_verilog source/TOP.v
 dc_shell-xg-t> current_design TOP
 dc_shell-xg-t> link
   Unable to resolve reference 'DECODE' in 'TOP'
```























# The "get\_\*" Command






- The "get\_\*" commands return objects in the current\_design:
  - Can be used stand-alone or composed with other functions
- Objects may be used together with the \* wildcard:

```
set_load 5 [get_ports addr_bus*]
set_load 6 [get_ports "A* B*"]
```

- "get\_\*" commands return a collection of design objects
  - If no matching objects are found, an empty collection is returned



Write "get\_\*" commands to determine all the:

- 1. Ports in the design
- 2. Cells with the letter "U" in their name
- 2. Nets ending with "CLK"
- 3. "Q" pins in this design

# **Other Handy List Commands**



 List all input and inout ports of the current design:

 List all output and inout ports of the current design:

```
dc_shell-xg-t> all_outputs
```

• List all designs in DC memory:

```
dc_shell-xg-t> get_designs *
```

# **Command Summary(1)**



Read and write variables	
Display a value of a variable	
Read one or more verilog files	
Set the working design in DC	
Resolve design's references	
Append list elements onto a variable	
Create a command which expands to words	
Sets load attribute value on specified ports and nets	
Create a collection of cells	
Create a collection of clocks	
Create a collection of designs	
Create a collection of library	
Create a collection of library cells	
Create a collection of library cell pins	
Create a collection of nets	
Create a collection of pins	
Create a collection of ports	

# **Command Summary(2)**



all_inputs	Create a collection of input and inout ports
all_outputs	Create a collection of output and inout ports
read_ddc	Read one or more ddc files
source	Apply a Tcl script file
compile	Performs logic-level and gate-level synthesis and optimization
write	Write a design to a file
report_constrai	Display constraint-related information about a design
remove_design	Delete designs from DC's memory

# **Design Partitioning**



# **Design Partitioning**





- Partitioning is the process of dividing complex designs into smaller parts.
- Ideally, all partitions would be planned prior to writing any HDL.
  - Initial partitions are defined by the HDL.
  - Initial partitions can be modified using Design Compiler.

# **Partitioning Within the HDL Description**



- module statements define hierarchical blocks:
  - Instantiation of a module creates a new level of hierarchy
- Inference of Arithmetic Circuits (+, -, \*, ..) can create a new level of hierarchy
- Process and Always statements do not create hierarchy





# **Partitioning for Synthesis**




- Keep related combinational logic in the same module.
- Partition for design reuse.
- Separate modules according to their functionality.
- Achieve workable size and complexity.
- Isolate state-machine from other logic.
- Avoid multiple clocks within a block.
- While partitioning, Think of your layout style.

# **Eliminate Unnecessary Hierarchy**




- Design Compiler must preserve port definitions.
- Login optimization does not cross block boundaries.
- An example : path from REG A to REG C may be larger and slower than necessary.



# **No Hierarchy in Combinational Paths (1)**




- Related combinational logic is grouped into one block.
  - No hierarchy separates combinational functions A, B, and C.
- Combinational optimization techniques can now be fully exploited.



# No Hierarchy in Combinational Paths (2)




- Related combinational logic is grouped into the same block with the destination register.
  - Combinational optimization techniques can still be fully exploited.
- Sequential optimization may now absorb some of the combinational logic into a more complex Flip-Flop(JK, T, Muxed ...)



# **Avoid Glue Logic: Example**




- The NAND gate at the top level serves only to "glue" the instantiated cells
  - Optimization is limited because the glue logic cannot be "absorbed".



# **Remove Glue Logic Between Blocks**




- The glue logic can now be optimized with other logic.
- Top-level design is only a structural netlist, doesn't need to be compiled.



# **Balance Block Size**



- If blocks are too small, the designer may be restricting optimization with artificial boundaries.
- If blocks are too big, compiler run times can be very long.
- For quick turnaround, partition so that each block has 400k – 800k gates.
- Match module size to CPU and memory.



# **Partitioning in Design Compiler**



- Partitions can be manipulated in two ways:
  - Automatic
    - Synthesis changes partitioning transparently
  - Manual
    - User directs all partitioning changes. "group" and "ungroup" commands provide the designer with the capability of altering the partitions in DC after the design hierarchy has already been defined by the previous written HDL code.
    - "group" creates a new hierarchical block.
    - "ungroup" removes either one or all levels of hierarchy.

# **Automatic Partitioning**





 During synthesis, direct Design Compiler to ungroup small blocks:

compile -auto\_ungroup area delay

- Ungrouping controlled through the variables compile\_auto\_ungroup\_delay\_num\_cells compile\_auto\_ungroup\_area\_num\_cells
- Report designs ungrouped during a compile report\_auto\_ungroup
- Ungroup the entire hierarchy

compile -ungroup\_all





# Partitioning for Synthesis: Summary



What do you gain by "partitioning for synthesis"?

- Better results -- smaller and faster designs
- Easier synthesis process -- simplified constraints and scripts
- Faster compiles -- quicker turnaround

# **Partitioning Strategies for Synthesis**



- Do not separate combinational logic across hierarchical boundaries
- Place hierarchy boundaries at register outputs
- Size blocks for reasonable runtimes
- Separate core logic, pads, clocks, asynchronous logic and JTAG

# **Design Constraining**


Design environment
Constrain a design for area
Constrain a design for timing
Design rule constrain




# **Design Constraints**




- Design constraints describe the goals for the design. They may consist of environment, timing, area, and design rule constraints. Depending on how the design is constrained, DC tries to meet the set objectives.
- Realistic constraints are expected.






# **Modeling Capacitive Load**





- In order to accurately calculate the timing of an output circuit, DC needs to know the total capacitance driven by the output cells
- set\_load allows you to specify the external capacitive load on ports (inputs or outputs):
  - By default, DC assumes that the external load on ports is 0
  - You can specify some other constant value
  - The load\_of command can be used to specify the external load as the pin load of a cell in your technology library




# **Modeling Input Drive Strength**

- In order to accurately calculate the timing of an input circuit, DC needs to know the transition time of the signal arriving at the input port
- set\_driving\_cell allows you to specify a realistic external cell driving the input ports:
  - By default, DC assumes that the external signal has a transition time of 0
  - Placing a driving cell on the input ports causes DC to calculate the actual (non-zero) transition time on the input signal as though the specified library cell was driving it







# Load Budgeting (2/2)





- Creating a load budget:
  - Assume a weak cell driving the inputs (to be conservative)
  - Limit the input capacitance of each input port
  - Estimate the number of other major blocks your outputs may have to drive

# **Load Budget Example (1/2)**


## Example Specification:


- Inputs of any block shall present no more than the load of 10 "AND2" gates to their driving block.
- Outputs of any blocks will only be allowed to connect to a maximum of 3 other blocks, otherwise, the output port will need to be replicated in code.







# **Operating Conditions**






- Operating conditions can be placed on your design by using the set\_operating\_conditions command:
  - During synthesis "nominal" cell and wire delays will be scaled based on the operating conditions








# **Specify Operating Condition**


- Usually the library specifies a default operating condition
- Use report\_lib *libname* to list the vendor-supplied operating conditions:



To set operating conditions enter:

set\_operating\_conditions -max "slow\_125\_1.62"






# What Is a Wire Load Model?



- A wire load model is an estimate of a net's RC parasitics based on the net's fanout:
  - Model is created by your vendor
  - Estimates are based on statistics from other designs the vendor has fabricated using this process



## Wire Load Model: Standard Format

# **Example: Standard Format**

```
Name
             : 160KGATES
Location : ssc_core_slow
Resistance : 0.000271
Capacitance : 0.00017
                                 R per unit length
                                   C per unit length
Area
             : 0
                50.3104 ←
Slope
                                 Extrapolation slope
             :
Fanout Length
-----
    1
        31.44
    2 81.75
    3 132.07
    4 182.38
    5 232.68
                Time Unit
                                      : 1ns
                Capacitive Load Unit : 1.000000pf
                Pulling Resistance Unit : 1kilo-ohm
```

# **Specifying Wire Loads in Design Compiler**



• Manual model selection:

current\_design addtwo
set\_wire\_load\_model -name 160KGATES

Automatic model selection (default is TRUE):

dc_shell-xg-t	> report_	lib ssc_core_slow
Selection		Wire load name
min area	max area	
	43450 00	
0.00 43478.00	43478.00 86956.00	5KGATES 10KGATES
86956.00	173913.00	20KGATES
173913.00	347826.00	40KGATES
347826.00	695652.00	80KGATES




To turn off automatic wire load model selection: set auto\_wire\_load\_selection false

# **Wireload Model Mode**



Specifies what wire load model to use for nets that cross hierarchical boundaries.



## **Example:**

dc\_shell-xg-t> set\_wire\_load\_mode top

# **Summary of Describing Environmental Attributes:**




### **Environmental Attributes:**

set\_driving\_cell set\_load
set\_wire\_load\_model
set\_operating\_conditions
set\_wire\_load\_mode

### **Design Rules:**

set\_max\_capacitance


# Area and Time Constrain



# Timing Goals: Synchronous Designs



- Synchronous Designs:
  - Data arrives from a clocked device
  - Data goes to a clocked device
- Objective:
  - Define the timing constraints for all paths within a design
    - All input logic paths
    - The internal (register to register) paths, and
    - All output paths



# **Defining a Clock**

Clk Period

You MUST Define:

Clock Source (port or pin), Clock Period


create\_clock -period <value> <port list>
example: create\_clock -period 40 [get\_ports Clk]


- You may also define: Duty Cycle, Offset/Skew, Clock Name.
- Creating a clock constrains timing paths between registers
- Use report\_clock to see defined clocks and their attributes
- By default, DC will not "buffer up" the clock net, even when the flip-flops load to high
  - In other words, DRC checking and optimization is disabled on clock nets

# **Modeling Clock Trees**



- Design Compiler is NOT used for synthesis of the clock tree
- Clock tree synthesis is usually done by the vendor, based on physical placement data







?


What design considerations need to be taken into account by the synthesis tool, prior to layout?

9





# **Model Source Latency**



Used for either ideal or propagated clocks (post layout)


```
create_clock -period 10 [get_ports CLK]
set_clock_latency -source 3 [get_clocks CLK]
set_clock_latency 1 [get_clocks CLK] ;# pre layout
#set_propagated_clock [get_clocks CLK] ;# post layout


YOUR_DESIGN


Origin of Clock


Source Latency


Source Latency
```
































### **Verify that Constraints are Complete**



- After setting constraints, verify that there are no remaining unconstrained paths:
   check\_timing
  - Issues warning if unconstrained paths are found

```
dc_shell-xg-t> check_timing

Warning: The following end-points are not constrained for maximum delay.

End point
------
OUT_VALID
PSW[0]
PSW[1]
PSW[2]
...
```

### **Verify Correctness of Constraints**



 Make certain the constraints you applied were applied correctly:

### report port -verbose

 Reports the constraints set on all ports, compares the numbers to your specification

dc_shell-xg-t> report_port -verbose							
•••							
Output Delay							
	Min		Max		Related	Fanout	
Output Port	Rise	Fall	Rise	Fall	Clock	Load	
EndOfInstrn			3.0	3.0	Clk	0.00	
OUT_VALID						0.00	
PSW[0]						0.00	
•••							

### **Recommended Step in Scripts**



Erase all *attributes* and *constraints* from the current design before applying new constraints.

The constraint script should start with:





When applying *multiple* constraint scripts, there should only be ONE reset\_design command.


### **Command Summary**




set_max_area	Sets the max_area attribute to a specified value on the current design		
create_clock	Creates a clock and defines its waveform in the current design		
report_clock	Displays clock-related information on the current design		
set_clock_uncertainty	Specifies uncertainty (skew) of clock networks		
set_clock_latency	Specifies clock network and source latency (clock insertion delay)		
set_clock_transition	Sets clock transition or slope on all clock pins connected to the clock		
set_propagated_clock	Allows DC to calculate the actual clock latency of a clock tree (post layout)		
set_input_delay	Specifies the input delay or arrival time at input ports		
set_output_delay	Specifies the output delay or setup/hold requirement at output ports		
remove_input_delay	Removes an input delay previously assigned with set_input_delay		
remove_from_collection	Removes objects from a collection resulting in a new collection. The base collection remains unchanged.		
check_timing	Warns about possible timing problems in the current design		
report_port	Displays information on the ports of the current design		
reset_design	Removes all constraints and attributes from the current design		
list_libs	Lists the available libraries in memory		
report_lib	Displays information on technology or symbol libraries		
remove_design	Removes a list of designs or libraries from DC memory		


### **Design Rule Constrain**








# Checking for Setup and Hold Time Checking for setup time dc\_shell-xg-t> report\_constraint -all -max\_delay Checking for hold time dc\_shell-xg-t> report\_constraint -all -min\_delay Your design meets timing under setup constraints, but when you check it for hold, you have violations!





### **Fixing Hold Time: Some Considerations**



- Should you fix hold violations before layout?
  - Netlist is closer to "final" before going to layout
  - May fix false violations due to inaccuracy of net timing
  - May not fix true violations due to inaccuracy of net timing
- Should you fix hold violations after layout?
  - Fixing only true violations minimizes area impact
  - Could have a large number of ECOs to the layout
- Other considerations:
  - When are you inserting the scan path? (Scan paths cause most hold violations)
  - May have to do before and after layout if timing changes a lot

Option: Fix only the BIG violations, which show up under nominal or worst case conditions, before going to layout.

### When to Fix Hold Violations



- Small Violations:
  - Fix small hold-time violations post-layout because
    - The clock tree is not even in place until after layout (fixing apparent violations affects speed and area!)
    - They often disappear when net parasitics are annotated
- Large Violations:
  - Fix only the big hold-time violations pre-layout


### **Use Simultaneous Min-Max**





- Simultaneous Min-Max Analysis and Optimization:
  - Environment and timing constraints supported for BOTH min and max values
  - Fixes hold time without violating setup time constraints
- What constraints should you specify before analyzing and fixing hold time violations?

```
set_clock_uncertainty -hold
set_input_delay -min
set_output_delay -min
```

Continue to use your maximum timing library (and operating conditions)







# **Reporting Hold Time Violations**



## Fixing Design Rule and Hold Violations



```
set_fix_hold [all_clocks]
compile -incremental -only_design_rule
```

- If you only want to fix design rule violations:
  - Do not use set\_fix\_hold
- By default, DC does NOT fix hold time violations:
  - Use set\_fix\_hold to tell DC to fix hold time violations
- Use compile -incr -only\_design\_rule:
  - DC only adds buffers or resizes cells
  - DC fixes only design rule violations and may fix hold time violations

### **Summary: Example Script**



```
read_ddc Top_meetsSetup.ddc
source TimingConstraints_max.tcl


set_operating_conditions -max WORST
set ALL_IN_EX_CLOCK [remove_from_collection \
    [all_inputs] [get_ports Clk]]
set_input_delay -min 0.2 -clock Clk $ALL_IN_EX_CLOCK
set_output_delay -min -0.1 -clock Clk [all_outputs]
set_clock_uncertainty -hold 0.5 [get_clocks Clk]

report_timing -delay min

# Fix min timing violations
set_fix_hold [all_clocks]
compile -incremental -only_design_rule
redirect top.rpt {report_constraint -all_violators}
```

### **Design Rule Constraints**

- Vendors impose design rules that restrict how many cells are connected to one another based on capacitance, transition and fanout
- You may apply more conservative design rules to:
  - Anticipate the interface environment your block will see
  - Prevent the design from operating cells close to their limits, where performance degrades rapidly
- DC respects design rules as highest priority of all in the following order:
  - max\_capacitance
  - max\_transition
  - max\_fanout



```
# Find the max transition allowed on your expected driver
set DRIVE_PIN TECH_LIB/invla27/Y
set MAX_TRANS [get_attribute $DRIVE_PIN max_transition];# 0.400
# Add some margin so DC won't fully load the driver
set CONSERVATIVE_MAX_TRANS [expr $MAX_TRANS / 2.0] ;# 0.200

set_max_transition $CONSERVATIVE_MAX_TRANS [get_ports IN1]
# DC accounts for the driving_cell type and external load on it,
# limits internal loads placed on IN1 to meet your design rule
```

