

Hints for Multiple Clock Designs



- By definition, all clocks used with Design Compiler are synchronous
- You cannot create asynchronous clocks with the create_clock command
- DC will determine every possible data launch/data capture time, and synthesize to the most conservative
- DC builds a common base period for all clocks

Asynchronous Multiple Clock Designs CLKA TO BE SYNTHESIZED CLKD PF2 X D OB CLKD CLKC OB OB CLKC

- All Asynchronous
 - Clocks do not have a corresponding clock port on our design

Synthesizing with Asynchronous Clocks





- It is your responsibility to account for the metastability:
 - Instantiate double-clocking, metastable-hard Flip-Flops
 - dual-port FIFO, etc
- You must then disable timing-based synthesis on any path which crosses an asynchronous boundary:
 - This will prevent DC from wasting time trying to get the asynchronous path to "meet timing"


The False Paths





- False paths are called timing exceptions in Design Compiler.
- A false path is a path for which you will ignore timing constraints
- Use the set_false_path command to disable timing-based synthesis on path-by-path basis
 - Useful for:
 - Constraining asynchronous paths
 - Constraining logically false paths






















































Timing Reports


- The report_timing command:
 - Design is broken down into individual timing paths
 - Each timing path is timed out twice
 - ♦Once for a rising edge endpoint
 - ◆Once with a falling edge endpoint
 - The critical path (worst violator) for each clock group is found
 - A timing report for each clock group is echoed to the screen
- A timing report has four major sections


Major Sections in Timing Reports





- Path information section
- Path delay section
- Path required section
- Summary section. Timing margin(slack): negative indicates constraint violation.

















Summary

Use report_timing to get detailed information about the critical path:

- Slack
- Setup/hold times
- Clock uncertainty
- · Operating condition used
- Wire load model used
- Network delay
- Partitions
- Cell/pin/net names

Design Optimization



Pre-Compile Checklist


- ☑ Good Synthesizable HDL Code
- $\ oxdot$ Good Synthesis Partitioning
- ☑ Realistic Constraints & Attributes
- ☑ False/Multicycle Paths Identified
- ☑ Wire loads Reflect Physical Placement


What Do You Do First?


- 1. Satisfy the items on the checklist.
- 2. If adding margin, do not overconstrain by more than 10%.
- Always, always, always (always!) start with a top-down compile.


compile <-scan>














What Is Logic-Level Optimization?


- After high-level optimization, circuit function is still represented by GTECH parts
- One optimization process occurs by default during logic-level optimization
 - Structuring
- Structuring is
 - Reducing logic using common sub-expressions
 - Useful for speed optimization as well as area optimization
 - Constraint based











Sequential Mapping The process by which DC maps to sequential cells from the technology library: Tries to save speed and area by using a more complex sequential cell











Compile Strategies



- High performance design: compile_ultra
- Use Incremental Mapping: compile -map high -inc
- Path groups & critical range
- Automatic Chip Synthesis

CT 1: High Performance Designs



Use compile_ultra:

The full strength of Design Compiler in a single command.

- · A push-button solution for timing critical, high performance designs
- · Significantly better delay QoR
 - High performance arithmetic optimization
- As easy-to-use as it gets:

Logic-Level

Optimized Netlist

All required flags and variables set automatically

compile_ultra User Interface



Switches

- # Test ready compile
- # Turn off the auto-ungrouping feature -no_autoungroup
- -no_boundary_optimization # Do not run boundary optimization


Simple and very easy to use.


- -no uniquify # Speed up runtime for multiply instantiated designs
- All DesignWare hierarchies are automatically ungrouped
- set compile_ultra_ungroup_dw true
- Define the maximum block size for auto-ungroup
 - set compile_auto_ungroup_delay_num_cells 100 (default =
- DesignWare library is required for optimal QoR
 - Automatically added to synthetic_library variable in DC 2004.12


CT2: Use Incremental Mapping





- The design is not taken back
- to GTECH
- No logic-level optimization
- DesignWare implementations may still be changed
- Slack will get better or stay
- Incremental is much faster than regular compile














Solution A+B



- Path Groups + Critical Range:
 - Override the design's critical range with a specific critical range on each path group

Example: Add a critical range to each path group
group_path -name CLK1 -critical_range 0.3
group_path -name CLK2 -critical_range 0.1
group_path -name INPUTS -from [all_inputs] -critical_range 0
report_path_group

Path Groups vs. Critical Range





- Path Group:
 - Path Groups will allow path improvements in a given group, which degrade another group's worst violator, if the overall cost function is improved
 - Adding a path group may WORSEN the worst violator in a design
- · Critical Range:
 - Critical Range will not allow improvements to nearcritical paths that worsen the worst violator in the same path group


CT4: Bottom-up Design ACS -- Automated Chip Synthesis "Divide-and-Conquer the easy way" • Divides design into manageable subdesigns • Facilitates a bottom-up compile strategy • Automates script generation and budgeting • ACS chooses "compile partitions" • Creates block-level budgets and compile scripts • Performs single-command parallel synthesis • Most powerful: parallel block compiles on separate CPUs


If you do not have multiple CPUs: a fast, memory-


efficient, serial compile on one CPU











Examples of Areas You Can Customize



- The directory structure and file naming conventions
- The following steps in the default flow
 - · Generating the makefile
 - · Resolving multiple instances
 - Identifying compile partitionsGenerating partition constraints
- help acs*
 printvar acs*
- · Generating compile scripts
- Running the compile job (i.e. how the compile job is invoked and which executable file is used)
- The default behavior of the ACS compile commands

26