Chapter 4 : Synthesis

- Basic Concepts
- Partitioning for Synthesis
- Constraining Designs
- Optimizing Designs




Available Tools from Synopsys




- Library Compiler
- RTL Synthesis
 - Design Compiler, Power Compiler, PrimeTime, PrimeRail, NanoSim
- Design Implementation
 - DFT Compiler, DFT MAX, BSD Compiler, TetraMAX ATPG
- Physical Implementation
 - IC Compiler, JupiterXT
- For more information:

http://www.synopsys.com




Design Compiler Interfaces

- Two ways to interface to DC
 - GUI interface: design_vision -xg
 - DC Shell: dc_shell-xg-t (Tcl)



Technology Libraries

- When DC maps a circuit, how will it know which cell library you are using? How will it know the timing of your cells?
- The ASIC vendor must provide a DC-compatible technology library for synthesis.
- Synopsys technology library is a text file(.lib) which is compiled using Library Compiler to generate a binary format with ".db" extension. It includes:
 - Library group name of the library
 - Library level attributes contains library features that applies to entire library
 - Environment description
 — models the variations of temperature, voltage and manufacturing processes, wire-load models.
 - Cell description





Target Library Variable





- The Target Library is the library used by Design Compiler for building a circuit
- · During mapping, DC will
 - Choose functionally-correct gates from this library
 - Calculate the timing of the circuit using vendorssupplied timing data for these gates
- Target_library is a reserved variable in DC
 set target_library my_tech.db
 -point to library file provided by ASIC vendor


Used to resolve design references set link_library "* my_tech.db" DC Memory Target Library First DC searches the memory and then the library files specified in the link_library variable Second DC searches the all paths defined in the search_path variable


































If no matching objects are found, an empty collection


The "get_*" Command


is returned



Other Handy List Commands • List all input and inout ports of the current design: dc_shell-xg-t> all_inputs • List all output and inout ports of the current design: dc_shell-xg-t> all_outputs • List all designs in DC memory: dc_shell-xg-t> get_designs *







Design Partitioning




- Partitioning is the process of dividing complex designs into smaller parts.
- Ideally, all partitions would be planned prior to writing any HDL.
 - Initial partitions are defined by the HDL.
 - Initial partitions can be modified using Design Compiler.

Partitioning Within the HDL Description



- module statements define hierarchical blocks:
 - Instantiation of a module creates a new level of hierarchy
- Inference of Arithmetic Circuits (+, -, *, ..) can create a new level of hierarchy
- Process and Always statements do not create hierarchy





Partitioning for Synthesis





- Keep related combinational logic in the same module.
- Partition for design reuse.
- Separate modules according to their functionality.
- Achieve workable size and complexity.
- Isolate state-machine from other logic.
- Avoid multiple clocks within a block.
- While partitioning, Think of your layout style.


Eliminate Unnecessary Hierarchy





- Design Compiler must preserve port definitions.
- Login optimization does not cross block boundaries.
- An example : path from REG A to REG C may be larger and slower than necessary.














- If blocks are too big, compiler run times can be very long.
- For quick turnaround, partition so that each block has 400k – 800k gates.
- Match module size to CPU and memory.



Partitioning in Design Compiler



- Partitions can be manipulated in two ways:
 - Automatic
 - Synthesis changes partitioning transparently
 - Manual
 - User directs all partitioning changes. "group" and "ungroup" commands provide the designer with the capability of altering the partitions in DC after the design hierarchy has already been defined by the previous written HDL code.
 - "group" creates a new hierarchical block.
 - "ungroup" removes either one or all levels of hierarchy.

Automatic Partitioning





 During synthesis, direct Design Compiler to ungroup small blocks:

compile -auto_ungroup area|delay

- Ungrouping controlled through the variables compile_auto_ungroup_delay_num_cells compile_auto_ungroup_area_num_cells
- Report designs ungrouped during a compile report_auto_ungroup
- Ungroup the entire hierarchy

compile -ungroup_all





Partitioning for Synthesis: Summary




What do you gain by "partitioning for synthesis"?

- Better results -- smaller and faster designs
- Easier synthesis process -- simplified constraints and scripts
- Faster compiles -- quicker turnaround

Partitioning Strategies for Synthesis




- Do not separate combinational logic across hierarchical boundaries
- Place hierarchy boundaries at register outputs
- Size blocks for reasonable runtimes
- Separate core logic, pads, clocks, asynchronous logic and JTAG





Design Constraints





- Design constraints describe the goals for the design. They may consist of environment, timing, area, and design rule constraints. Depending on how the design is constrained, DC tries to meet the set objectives.
- Realistic constraints are expected.






























Specify Operating Condition


- Usually the library specifies a default operating condition
- Use report_lib libname to list the vendor-supplied operating conditions:


Operating Conditions:				
Name	Library	Process	Temp	Volt
typ_25_1.80	my_lib	1.00	25.00	1.80
slow_125_1.62	my_lib	1.05	125.00	1.62
fast_0_1.98	my_lib	0.93	0.00	1.98


• To set operating conditions enter:


set_operating_conditions -max "slow_125_1.62"













































































































When to Fix Hold Violations



- Small Violations:
 - Fix small hold-time violations post-layout because
 - The clock tree is not even in place until after layout (fixing apparent violations affects speed and area!)
 - They often disappear when net parasitics are annotated
- Large Violations:
 - Fix only the big hold-time violations pre-layout


Use Simultaneous Min-Max





- Simultaneous Min-Max Analysis and Optimization:
 - Environment and timing constraints supported for BOTH min and max values
 - Fixes hold time without violating setup time constraints
- What constraints should you specify before analyzing and fixing hold time violations?


set_clock_uncertainty -hold set_input_delay -min set_output_delay -min


Continue to use your maximum timing library (and operating conditions)
















- Vendors impose design rules that restrict how many cells are connected to one another based on capacitance, transition and fanout
- You may apply more conservative design rules to:
 - Anticipate the interface environment your block will see
 - Prevent the design from operating cells close to their limits, where performance degrades rapidly
- DC respects design rules as highest priority of all in the following order:
 - max capacitance
 - max_transition
 - max_fanout

