


Timing Constrains Multiple Clock Designs Multiple Cycle Designs







Clocks in the environment of the design to be synthesized that:


- Are defined clock objects within Design Compiler's memory
- Do not clock any sequential devices within the current_design
- Serve as references for input or output delays
- How to create a virtual clock?


It is the same as defining a clock, but you must specify a name and do not specify a clock pin or port:











Hints for Multiple Clock Designs

- By definition, all clocks used with Design Compiler are synchronous
- You cannot create asynchronous clocks with the create_clock command
- DC will determine every possible data launch/data capture time, and synthesize to the most conservative
- DC builds a common base period for all clocks

Synthesizing with Asynchronous Clocks



- It is your responsibility to account for the metastability:
 - Instantiate double-clocking, metastable-hard Flip-Flops
 - dual-port FIFO, etc
- You must then disable timing-based synthesis on any path which crosses an asynchronous boundary:
 - This will prevent DC from wasting time trying to get the asynchronous path to "meet timing"


Asynchronous Multiple Clock Designs CLKA TO BE SYNTHESIZED CLKD FF2 CLKC CLKC


- All Asynchronous
 - Clocks do not have a corresponding clock port on our design


The False Paths





- False paths are called timing exceptions in Design Compiler.
- A false path is a path for which you will ignore timing constraints
- Use the set_false_path command to disable timing-based synthesis on path-by-path basis
 - Useful for:
 - Constraining asynchronous paths
 - Constraining logically false paths
































Command Summary set_false_path Remove timing constraints from particular paths Modifies the single-cycle timing relationship of a set_multicycle_path constrained path report_timing_requir Reports timing path requirements (user ements attributes) and related information set_max_delay Specifies a maximum delay target for paths in the current design set_min_delay Specifies a minimum delay target for paths in the current design





Timing Paths in Design Compiler



- Design Compiler breaks designs into sets of signal paths
- Each path has a startpoint and an endpoint:
 - Startpoints
 - Input ports
 - Clock pins of Flip-Flops or registers
 - Endpoints
 - Output ports
 - All input pins except clock pins of sequential devices








Schematic Converted to a Timing Graph

- To calculate the total delay, Design Compiler breaks path into timing arcs:
 - Each timing arc contributes either a net or a cell delay



Timing Reports

- The report_timing command:
 - Design is broken down into individual timing paths
 - Each timing path is timed out twice
 - ◆Once for a rising edge endpoint
 - ◆Once with a falling edge endpoint
 - The critical path (worst violator) for each clock group is found
 - A timing report for each clock group is echoed to the screen
- A timing report has four major sections

Components of Static Timing Analysis



What components are used in STA path delay calculations?


- Cell delay models:
 Linear and Nonlinear
- Wire load models:
 Pre-layout estimates of wire parasitics
 How much R? How much C?
- Interconnect models: (R-C "tree type")
 How are R and C distributed?
- Operating conditions:


How are the delays affected by process, voltage, and temperature?


Major Sections in Timing Reports





- Path information section
- Path delay section
- Path required section
- Summary section. Timing margin(slack): negative indicates constraint violation.











Timing Report: Options



```
report_timing
    [ -delay max/min ]
    [ -to name_list ]
    [ -from name_list ]
    [ -through name_list ]
    [ -input_pins ]
    [ -max_paths path_count ]
    [ -nets ]
    [ -capacitance ]
    [ -path full_clock ]
```


Remember, the <u>default</u> behavior of report_timing is to report the path with the <u>worst slack</u> within <u>each path group.</u>


Summary



Use report_timing to get detailed information about the critical path:

- Slack
- Setup/hold times
- Clock uncertainty
- · Operating condition used
- · Wire load model used
- Network delay
- Partitions
- Cell/pin/net names





Pre-Compile Checklist

- **☑** Good Synthesizable HDL Code
- ☑ Good Synthesis Partitioning
- ☑ Realistic Constraints & Attributes
- ☑ False/Multicycle Paths Identified
- **☑** Wire loads Reflect Physical Placement

What Happens in a Default Compile?



- Compile stops
 - When all constrains are met
 - User interrupts typing a Ctrl-C
 - Design Compiler reaches a point of diminishing returns – checking compiler report

Beginning Delay Optimization Phase


ELAPSED TIME	AREA	WORST NEG	TOTAL NEG	DESIGN RULE COST	ENDPOINT
0:10:04 0:10:05 0:10:08 0:10:12	2761.7 2761.7 2761.7 2761.7	1.38 1.38 1.28 1.26	3.20 3.20 3.10 3.06	18.1 18.1	Zro_Flag_reg/D Zro_Flag_reg/D Zro_Flag_reg/D Zro_Flag_reg/D
Critical Path timing violations			Sum of <u>all</u> timing violations		


What Do You Do First?




- 1. Satisfy the items on the checklist.
- 2. If adding margin, do not overconstrain by more than 10%.
- 3. Always, always, always (always!) start with a top-down compile.

compile <-scan>










What Is Logic-Level Optimization?





- After high-level optimization, circuit function is still represented by GTECH parts
- One optimization process occurs by default during logic-level optimization
 - Structuring
- Structuring is
 - Reducing logic using common sub-expressions
 - Useful for speed optimization as well as area optimization
 - Constraint based























Compile Strategies

- High performance design: compile_ultra
- Use Incremental Mapping: compile -map high -inc
- Path groups & critical range
- Automatic Chip Synthesis

compile ultra User Interface



Simple and very easy to use.

- Switches
 - # Test ready compile -scan
 - # Turn off the auto-ungrouping feature • -no autoungroup
 - -no_boundary_optimization # Do not run boundary optimization
 - -no_uniquify # Speed up runtime for multiply instantiated designs
- All DesignWare hierarchies are automatically ungrouped
 - set compile_ultra_ungroup_dw true
- Define the maximum block size for auto-ungroup
 - set compile_auto_ungroup_delay_num_cells 100 (default =
- DesignWare library is required for optimal QoR
 - Automatically added to synthetic_library variable in DC 2004.12

CT 1: High Performance Designs




Use compile ultra:

The full strength of Design Compiler in a single command.

- A push-button solution for timing critical, high performance designs
- Significantly better delay QoR
 - High performance arithmetic optimization
- As easy-to-use as it gets:
 - All required flags and variables set automatically


CT2: Use Incremental Mapping





Optimized Netlist


- Only gate-level optimization is
- The design is not taken back to GTECH
- No logic-level optimization
- DesignWare implementations may still be changed
- Slack will get better or stay the same
- · Incremental is much faster than regular compile


15












Solution A+B

- Path Groups + Critical Range:
 - Override the design's critical range with a specific critical range on each path group

```
# Example: Add a critical range to each path group
group_path -name CLK1 -critical_range 0.3
group_path -name CLK2 -critical_range 0.1
group_path -name INPUTS -from [all_inputs] -critical_range 0
report_path_group
```



Path Groups vs. Critical Range





- Path Group:
 - Path Groups will allow path improvements in a given group, which degrade another group's worst violator, if the overall cost function is improved
 - Adding a path group may WORSEN the worst violator in a design
- Critical Range:
 - Critical Range will not allow improvements to nearcritical paths that worsen the worst violator in the same path group


CT4: Bottom-up Design




- Divides design into manageable subdesigns
 - Facilitates a bottom-up compile strategy
- · Automates script generation and budgeting
 - ACS chooses "compile partitions"
 - Creates block-level budgets and compile scripts
- Performs single-command parallel synthesis
 - Most powerful: parallel block compiles on separate
 - If you do not have multiple CPUs: a fast, memoryefficient, serial compile on one CPU









Examples of Areas You Can Customize



- The directory structure and file naming conventions
- The following steps in the default flow
 - Generating the makefile
 - Resolving multiple instances
 - Identifying compile partitions
 - Generating partition constraints
 - Generating compile scripts
 - Running the compile job (i.e. how the compile job is
- invoked and which executable file is used)The default behavior of the ACS compile commands

help acs*
printvar acs*

26

