
# **Chapter 4 : Synthesis**

- Basic Concepts
- Partitioning for Synthesis
- Constraining Designs
- Optimizing Designs



# **Need Help?**

- Unix command "sold"
- From Design Vision : Help→On-Line Documentation



# **Available Tools from Synopsys**

- Library Compiler
- RTL Synthesis
  - Design Compiler, Power Compiler, PrimeTime, PrimeRail, NanoSim
- Design Implementation
  - DFT Compiler, DFT MAX, BSD Compiler, TetraMAX ATPG
- Physical Implementation
  - IC Compiler, JupiterXT
- For more information:

http://www.synopsys.com


# **Basic Concepts**

DC Interface Technology Libraries DC Setup Design Objects



# **Design Compiler Interfaces**

- Two ways to interface to DC
  - GUI interface: design\_vision -xg
  - DC Shell: dc\_shell-xg-t (Tcl)



### An Example of Technology Library Example of a cell description in .lib Format Cell name cell ( OR2\_3 ) ( area : 8.000 ; Cell Area pin ( Y ) { direction : output; timing ( ) ( related\_pin : "A" ; timing\_sense : positive\_unate ; rise\_propagation (drive\_3\_table\_1) { Pin A -> Pin Y nominal values ("0.2616, 0.2608, 0.2831,..) delays (look-up table) rise\_transition (drive\_3\_table\_2) { values ("0.0223, 0.0254, ...) Pin Y functionality function : "(A | B)"; 4 max\_capacitance : 1.14810 ; Design Rules for min\_capacitance : 0.00220 ; **Output Pin** pin (A) ( Electrical direction : input; capacitance : 0.012000; Characteristics of Input Pins

# **Technology Libraries**

- When DC maps a circuit, how will it know which cell library you are using? How will it know the timing of your cells?
- The ASIC vendor must provide a DC-compatible technology library for synthesis.
- Synopsys technology library is a text file(.lib) which is compiled using Library Compiler to generate a binary format with ".db" extension. It includes:
  - Library group name of the library
  - Library level attributes contains library features that applies to entire library
  - Environment description
     — models the variations of temperature, voltage and manufacturing processes, wire-load models.
  - Cell description

# **Target Library Variable**



....

- The Target Library is the library used by Design Compiler for building a circuit
- During mapping, DC will
  - Choose functionally-correct gates from this library
  - Calculate the timing of the circuit using vendorssupplied timing data for these gates
- Target\_library is a reserved variable in DC
   set target\_library my\_tech.db
   -point to library file provided by ASIC vendor


# **Link Library Variable**





- Used to resolve design references
  - set link\_library "\* my\_tech.db"


    DC Memory Target Library
- First DC searches the memory and then the library files specified in the link\_library variable
- Second DC searches the all paths defined in the search\_path variable


### How to Resolve Design References that is not set in link\_library? risc design module TOP (A,B,OUT1); input A, B; output [1:0] OUT1; my\_tech.db source/ ALU U1 (.AIN (A), . . TOP.v DECODE.ddc DECODE U2 (.A (BUSO), . dc\_shell-xg-t> set target\_library my\_tech.db dc\_shell-xg-t> set link\_library "\* my\_tech.db" dc\_shell-xg-t> read\_verilog source/ALU.v dc\_shell-xq-t> read\_verilog source/TOP.v dc\_shell-xq-t> current\_design TOP dc\_shell-xg-t> link Unable to resolve reference 'DECODE' in 'TOP'


























### The "get\_\*" Command

dc\_shell-xg-t> set\_load 5 [get\_nets A]



- The "get\_\*" commands return objects in the current\_design:
  - Can be used stand-alone or composed with other functions
- Objects may be used together with the \* wildcard:

```
set_load 5 [get_ports addr_bus*]
set_load 6 [get_ports "A* B*"]
```

- "get\_\*" commands return a collection of design objects
  - If no matching objects are found, an empty collection is returned

# **Other Handy List Commands**




• List all input and inout ports of the current design:

• List all output and inout ports of the current design:

```
dc_shell-xg-t> all_outputs
```

• List all designs in DC memory:



nmand Su	mmary(1)	
set	Read and write variables	
echo	Display a value of a variable	
read_verilog	Read one or more verilog files	
current_design	Set the working design in DC	1
link	Resolve design's references	1
lappend	Append list elements onto a variable	1
alias	Create a command which expands to words	1
set_load	Sets load attribute value on specified ports and nets	
get_cells	Create a collection of cells	1
get_clocks	Create a collection of clocks	1
get_designs	Create a collection of designs	
get_lib	Create a collection of library	1
get_lib_cells	Create a collection of library cells	
get_lib_pins	Create a collection of library cell pins	
get_nets	Create a collection of nets	
get_pins	Create a collection of pins	
get_ports	Create a collection of ports	

# **Command Summary(2)**



all_inputs	Create a collection of input and inout ports
all_outputs	Create a collection of output and inout ports
read_ddc	Read one or more ddc files
source	Apply a Tcl script file
compile	Performs logic-level and gate-level synthesis and optimization
write	Write a design to a file
report_constrai	Display constraint-related information about a design
remove_design	Delete designs from DC's memory

# **Design Partitioning**



# **Design Partitioning**



- Partitioning is the process of dividing complex designs into smaller parts.
- Ideally, all partitions would be planned prior to writing any HDL.
  - Initial partitions are defined by the HDL.
  - Initial partitions can be modified using Design Compiler.

# Partitioning Within the HDL Description




- module statements define hierarchical blocks:
  - Instantiation of a module creates a new level of hierarchy
- Inference of Arithmetic Circuits (+, -, \*, ..) can create a new level of hierarchy
- Process and Always statements do not create hierarchy

module ADR\_BLK (...

DEC U1(ADR,CLK,INST);

OK U2(ADR,CLK,AS,OK);
endmodule




# **Partitioning for Synthesis**

- Keep related combinational logic in the same module.
- Partition for design reuse.
- Separate modules according to their functionality.
- Achieve workable size and complexity.
- Isolate state-machine from other logic.
- Avoid multiple clocks within a block.
- While partitioning, Think of your layout style.

# No Hierarchy in Combinational Paths (1)



- Related combinational logic is grouped into one block.
  - No hierarchy separates combinational functions A, B, and C.
- Combinational optimization techniques can now be fully exploited.



**Better Partitioning** 

# **Eliminate Unnecessary Hierarchy**




- Design Compiler must preserve port definitions.
- Login optimization does not cross block boundaries.
- An example : path from REG A to REG C may be larger and slower than necessary.



# No Hierarchy in Combinational Paths (2)




- Related combinational logic is grouped into the same block with the destination register.
  - Combinational optimization techniques can still be fully exploited.
- Sequential optimization may now absorb some of the combinational logic into a more complex Flip-Flop(JK, T, Muxed ...)



# **Avoid Glue Logic: Example**

- The NAND gate at the top level serves only to "glue" the instantiated cells
  - Optimization is limited because the glue logic cannot be "absorbed".



# **Balance Block Size**





- If blocks are too small, the designer may be restricting optimization with artificial boundaries.
- If blocks are too big, compiler run times can be very long.
- For quick turnaround, partition so that each block has 400k 800k gates.
- Match module size to CPU and memory.

# **Remove Glue Logic Between Blocks**



- The glue logic can now be optimized with other logic.
- Top-level design is only a structural netlist, doesn't need to be compiled.





# **Partitioning in Design Compiler**

- Partitions can be manipulated in two ways:
  - Automatic
    - Synthesis changes partitioning transparently
  - Manual
    - User directs all partitioning changes. "group" and "ungroup" commands provide the designer with the capability of altering the partitions in DC after the design hierarchy has already been defined by the previous written HDL code.
    - "group" creates a new hierarchical block.
    - "ungroup" removes either one or all levels of hierarchy.

# Manual Partitioning: group group creates a new hierarchical block U1 U2 U3 Group -design\_name NEW\_DES \ -cell\_name U23 {U2 U3} TOP\_DESIGN For details: dc\_shell-xg-t> group -help DES\_A DES\_B DES\_C TOP\_DESIGN

# **Automatic Partitioning**




• During synthesis, direct Design Compiler to ungroup small blocks:

compile -auto\_ungroup area delay

- Ungrouping controlled through the variables compile\_auto\_ungroup\_delay\_num\_cells compile\_auto\_ungroup\_area\_num\_cells
- Report designs ungrouped during a compile report\_auto\_ungroup
- Ungroup the entire hierarchy

compile -ungroup\_all



# **Partitioning for Synthesis: Summary**



What do you gain by "partitioning for synthesis"?

- Better results -- smaller and faster designs
- Easier synthesis process -- simplified constraints and scripts
- Faster compiles -- quicker turnaround

# **Partitioning Strategies for Synthesis**



- Do not separate combinational logic across hierarchical boundaries
- Place hierarchy boundaries at register outputs
- Size blocks for reasonable runtimes
- Separate core logic, pads, clocks, asynchronous logic and JTAG

# **Design Constraining**


Design environment
Constrain a design for area
Constrain a design for timing
Design rule constrain





# **Design Constraints**




- Design constraints describe the goals for the design. They may consist of environment, timing, area, and design rule constraints. Depending on how the design is constrained, DC tries to meet the set objectives.
- Realistic constraints are expected.












# **Modeling Input Drive Strength**

- In order to accurately calculate the timing of an input circuit, DC needs to know the transition time of the signal arriving at the input port
- set\_driving\_cell allows you to specify a realistic external cell driving the input ports:
  - By default, DC assumes that the external signal has a transition time of 0
  - Placing a driving cell on the input ports causes DC to calculate the actual (non-zero) transition time on the input signal as though the specified library cell was driving it










# Load Budgeting (2/2)



- Creating a load budget:
  - Assume a weak cell driving the inputs (to be conservative)
  - Limit the input capacitance of each input port
  - Estimate the number of other major blocks your outputs may have to drive







# **Specify Operating Condition**





- Usually the library specifies a default operating condition
- Use report\_lib *libname* to list the vendor-supplied operating conditions:

Operating Conditions:								
Name	Library	Process	Temp	Volt				
typ_25_1.80 slow 125 1.62	my_lib my lib	1.00 1.05	25.00 125.00	1.80				
fast_0_1.98	my_lib	0.93	0.00	1.98				

• To set operating conditions enter:

set\_operating\_conditions -max "slow\_125\_1.62"






# What Is a Wire Load Model?



- A wire load model is an estimate of a net's RC parasitics based on the net's fanout:
  - Model is created by your vendor
  - Estimates are based on statistics from other designs the vendor has fabricated using this process



# **Specifying Wire Loads in Design Compiler**



Manual model selection:


current\_design addtwo
set\_wire\_load\_model -name 160KGATES


Automatic model selection (default is TRUE):


dc\_shell-xg-t> report\_lib ssc\_core\_slow Selection Wire load name min area max area 0.00 43478.00 **5KGATES** 43478.00 86956.00 10KGATES 86956.00 173913.00 20KGATES 173913.00 347826.00 40KGATES 347826.00 695652.00 80KGATES




To turn off automatic wire load model selection: set auto\_wire\_load\_selection false







# **Summary of Describing Environmental Attributes: Environmental Attributes:** set\_driving\_cell set load set\_wire\_load\_model set\_operating\_conditions set\_wire\_load\_mode **Design Rules:** set\_max\_capacitance



# **Timing Goals: Synchronous Designs**




- Synchronous Designs:
  - Data arrives from a clocked device
  - Data goes to a clocked device
- Objective:
  - Define the timing constraints for all paths within a design
    - All input logic paths
    - The internal (register to register) paths, and
    - All output paths

# Period You MUST Define: Clock Source (port or pin), Clock Period create\_clock -period <value> <port list> example: create\_clock -period 40 [get\_ports Clk] You may also define: Duty Cycle, Offset/Skew, Clock Name. Creating a clock constrains timing paths between registers Use report\_clock to see defined clocks and their attributes By default, DC will not "buffer up" the clock net, even when the flip-flops load to high

• In other words, DRC checking and optimization is


disabled on clock nets








- Design Compiler is NOT used for synthesis\* of the clock tree
- Clock tree synthesis is usually done by the vendor, based on physical placement data








?


What design considerations need to be taken into account by the synthesis tool, prior to layout?


9









































# **Verify that Constraints are Complete**

- After setting constraints, verify that there are no remaining unconstrained paths:
  - check\_timing
  - Issues warning if unconstrained paths are found

dc\_shell-xg-t> check\_timing
Warning: The following end-points are not constrained for maximum delay.

End point
------OUT\_VALID
PSW[0]
PSW[1]
PSW[2]
...

# **Verify Correctness of Constraints**




 Make certain the constraints you applied were applied correctly:

### report\_port -verbose


 Reports the constraints set on all ports, compares the numbers to your specification


dc_shell-xg-t> report_port -verbose									
	•••								
Output Delay									
	Min		Max		Related	Fanout			
Output Port	Rise	Fall	Rise	Fall	Clock	Load			
EndOfInstrn			3.0	3.0	Clk	0.00			
OUT_VALID						0.00			
PSW[0]						0.00			
•••									








When applying multiple constraint scripts, there should only be ONE reset\_design command.














# When to Fix Hold Violations



- Small Violations:
  - Fix small hold-time violations post-layout because
    - The clock tree is not even in place until after layout (fixing apparent violations affects speed and area!)
    - They often disappear when net parasitics are annotated
- Large Violations:
  - Fix only the big hold-time violations pre-layout

# **Fixing Hold Time: Some Considerations**



- Should you fix hold violations before layout?
  - Netlist is closer to "final" before going to layout
  - May fix false violations due to inaccuracy of net timing
  - May not fix true violations due to inaccuracy of net timing
- Should you fix hold violations after layout?
  - · Fixing only true violations minimizes area impact
  - Could have a large number of ECOs to the layout
- Other considerations:
  - When are you inserting the scan path? (Scan paths cause most hold violations)
  - . May have to do before and after layout if timing changes a lot

Option: Fix only the BIG violations, which show up under nominal or worst case conditions, before going to layout.


# **Use Simultaneous Min-Max**





- Simultaneous Min-Max Analysis and Optimization:
  - Environment and timing constraints supported for BOTH min and max values
  - Fixes hold time without violating setup time constraints
- What constraints should you specify before analyzing and fixing hold time violations?


```
set_clock_uncertainty -hold
set_input_delay -min
set_output_delay -min
```

Continue to use your maximum timing library (and operating conditions)









# Fixing Design Rule and Hold Violations



```
set_fix_hold [all_clocks]
compile -incremental -only_design_rule
```


- If you *only* want to fix design rule violations:
  - Do not use set\_fix\_hold
- By default, DC does NOT fix hold time violations:
  - Use set fix hold to tell DC to fix hold time violations
- Use compile -incr -only\_design\_rule:
  - DC only adds buffers or resizes cells
  - DC fixes only design rule violations and may fix hold time violations

# **Design Rule Constraints**



- Vendors impose design rules that restrict how many cells are connected to one another based on capacitance, transition and fanout
- You may apply more conservative design rules to:
  - Anticipate the interface environment your block will see
  - Prevent the design from operating cells close to their limits, where performance degrades rapidly
- DC respects design rules as highest priority of all in the following order:
  - max\_capacitance
  - max transition
  - max fanout

# **Summary: Example Script**



redirect top.rpt {report\_constraint -all\_violators}

# set max capacitance



my\_drc\_cons.tcl

# Find the max capacitive load allowed on your expected driver

set DRIVE\_PIN TECH\_LIB/invla27/Y

set MAX\_CAP [get\_attribute \$DRIVE\_PIN max\_capacitance];# 3.60

# Add some margin so DC does not fully load the driver

set CONSERVATIVE\_MAX\_CAP [expr \$MAX\_CAP / 2.0];# 1.80

set\_max\_capacitance \$CONSERVATIVE\_MAX\_CAP [get\_ports IN1]

set\_load 1.2 [get\_ports IN1]

# max internal load DC can put on IN1 is [1.8 - 1.2 = 0.6pf]

invla27

invla27

invla27

invla27

invla27

invla27

invla27

