




Course Websites & Ref. Books http://ivle.nus.edu.sg Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, "Digital Integrated Circuits", 2E, Prentice-Hall. Sung-Mo Kang, and Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", 3E, McGraw Hill. Himanshu Bhatnagar, "Advanced ASIC Chip Synthesis Using Synopsys Design Compiler, Physical Compiler, and PrimeTime", Kluwer Academic Publishers, 2002. Stephen Brown Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design", McGraw Hill.

Topics Covered The first part covers the digital IC design including: Introduction to IC design


- ASIC Design Methodology
- Synthesis Basics using Synopsys
- Design exercises = 30% CA





































Moore's Law In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months. He made a prediction that semiconductor technology will double its effectiveness every 18 months



























Technology Scaling

- Technology shrinks by ~0.7 per generation
- With every generation can integrate 2x more functions on a chip; chip cost does not increase significantly
- Cost of a function decreases by 2x
- But ..
 - How to design chips with more and more functions?
 - Design engineering population does not double every two years...
- Hence, a need for more efficient design methods
 - Exploit different levels of abstraction



Considerations in IC Design



- Chip size (cost)
- Operation speed (value)
- Power consumption (energy efficiency)
- Manufacturability
- Testability
- Reliability
- Time-to-market
- Constrains in design