CS 516: COMPILERS

Lecture 3

Topics

Introduction to X86lite.

Materials

• lec03.zip (Homework infrastructure)

CS 516 Announcements

- HW1: Hellocaml!
 - is due *Thursday night* at 11:59:59pm.
- HW2: X86lite Simulator
 - Available on the course web pages.
 - Due: *next Thursday* Feb. 9th at 11:59pm
 - Pair-programming project
 - Simulator for x86 Assembly subset

Office Hours

- Ben Wednesdays 3-5pm and Thursdays 4-5pm
- Vidya Mondays 1pm-3pm
- me Mondays 3-4:30m

code demo

HW Infrastructure

- HW2: X86lite Simulator (HW2 and beyond)
 - Use an ocaml infrastructure

unzip lec03.zip
cd lec03/
dune build
bin/main.exe

(Finish lec02 first.)

Demo Interpreter/Compiler

- Interpreter simple.ml (simple-soln.ml)
- 2. Compiler translate.ml

```
cd simple
dune build
dune exec bin/simple.exe


dune utop
utop # #use "bin/simple.ml";;
utop # let s' = (interpret_cmd init_state factorial);;
utop # lookup s' "ANS";;
```


The target architecture for CS 516

X86LITE

Intel's X86 Architecture

- 1978: Intel introduces 8086
- 1982: 80186, 80286
- 1985: 80386
- 1989: 80486 (100MHz, 1μm)
- 1993: Pentium
- 1995: Pentium Pro
- 1997: Pentium II/III
- 2000: Pentium 4
- 2003: Pentium M, Intel Core
- 2006: Intel Core 2
- 2008: Intel Core i3/i5/i7
- 2011: SandyBridge / IvyBridge
- 2013: Haswell
- 2014: Broadwell
- 2015: Skylake (4.2GHz, 14nm)
- 2016: Xeon Phi
- AMD has a parallel line of processors










X86 Evolution & Moore's Law

Moore's Law: The number of transistors on microchips doubles every two years




Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



X86 vs. X86lite

- X86 assembly is very complicated:
 - 8-, 16-, 32-, 64-bit values + floating points, etc.
 - Intel 64 and IA 32 architectures have a *huge* number of functions
 - "CISC" complex instructions
 - Machine code: instructions range in size from 1 byte to 17 bytes
 - Lots of hold-over design decisions for backwards compatibility
 - Hard to understand, there is a large book about optimizations at just the instruction-selection level
- X86lite is a very simple subset of X86:
 - Only 64 bit signed integers (no floating point, no 16bit, no ...)
 - Only about 20 instructions
 - Sufficient as a target language for general-purpose computing

X86 Schematic



X86lite Machine State: Registers

- Register File: 16 64-bit registers
 - rax general purpose accumulator
 - rbx base register, pointer to data
 - rcx counter register for strings & loops
 - rdx data register for I/O
 - rsi pointer register, string source register
 - rdi pointer register, string destination register
 - rbp base pointer, points to the stack frame
 - rsp stack pointer, points to the top of the stack
 - R08-r15 general purpose registers
- rip a "virtual" register, points to the current instruction
 - rip is manipulated only indirectly via jumps and return.

Simplest instruction: mov

movq SRC, DEST

- copy SRC into DEST
- Here, DEST and SRC are operands
- DEST is treated as a location
 - A location can be a register or a memory address
- SRC is treated as a *value*
 - A value is the *contents* of a register or memory address
 - A value can also be an *immediate* (constant) or a label
- movq \$4, %rax // move the 64-bit immediate value 4 into rax
- movq %rbx, %rax // move the contents of rbx into rax

A Note About Instruction Syntax


- X86 presented in two common syntax formats
- AT&T notation: source before destination
 - Prevalent in the Unix/Mac ecosystems
 - Immediate values prefixed with '\$'
 - Registers prefixed with '%'
 - Mnemonic suffixes: movq vs. mov
 - q = quadword (4 words)
 - 1 = long (2 words)
 - w = word
 - b = byte
- Intel notation: destination before source
 - Used in the Intel specification / manuals
 - Prevalent in the Windows ecosystem
 - Instruction variant determined by register name

```
movq $5, %rax
movl $5, %eax
src dest
```

```
mov rax, 5
mov eax, 5
dest src
```

A Note About Instruction Syntax

- X86 presented in *two* common syntax formats
- AT&T notation: source *before* destination
 - Prevalent in the Unix/Mac ecosystems
 - Immediate values prefixed with '\$'
 - Registers prefixed with '%'
 - Mnemonic suffixes: movq vs. mov
 - q = quadword (4 words)
 - 1 = long (2 words)
 - w = word
 - b = byte



Note: X86lite uses the AT&T notation and the 64-bit only version of the instructions and registers.

- Intel notation: destination before source
 - Used in the Intel specification / manuals
 - Prevalent in the Windows ecosystem
 - Instruction variant determined by register name

```
mov rax, 5
mov eax, 5
dest src
```

X86lite Arithmetic instructions

- negq DEST two's complement negation
- subg SRC, DEST \leftarrow DEST \leftarrow DEST SRC
- imulq SRC, Reg Reg ← Reg * SRC (truncated 128-bit mult.)

Examples as written in:

```
addq %rbx, %rax  //rax ← rax + rbx subq $4, rsp  //rsp ← rsp - 4
```

• Note: Reg (in imulq) must be a register, not a memory address

X86lite Logic/Bit manipulation Operations

notq DEST logical negation

• xorq SRC, DEST DEST ← DEST xor SRC

• **shrq** Amt, DEST — DEST → DEST >>> amt (bitwise shift right)

X86lite Logic/Bit manipulation Operations


notq DEST logical negation

xorq SRC, DEST DEST ← DEST xor SRC

sarq Amt, DEST — DEST ← DEST >> amt (arithmetic shift right)

Reminder:

- In arithmetic shift right, the MSB is replicated (diagram).
- In arithmetic shift left, the LSB is filled with a 0.
- In (logical) shift right, the MSB is 0.



X86 Operands

Operands are the values operated on by the assembly instructions

• Imm 64-bit literal signed integer "immediate"

• **Lbl** a "label" representing a machine address the assembler/linker/loader resolve labels

• **Reg** One of the 16 registers, the value of a register is its contents

• Ind [base:Reg][index:Reg,scale:int32][disp] machine address (see next slide)

X86 Addressing


- In general, there are three components of an indirect address
 - Base: a machine address stored in a register
 - Index * scale: a variable offset from the base
 - Disp: a constant offset (displacement) from the base
- addr(ind) = Base + [Index * scale] + Disp
 - When used as a *location*, ind denotes the address addr(ind)
 - When used as a value, ind denotes Mem[addr(ind)], the contents of the memory address
- Example: -4(%rsp) denotes address: rsp 4
- Example: (%rax, %rcx, 4) denotes address: rax + 4*rcx
- Example: 12(%rax, %rcx, 4) denotes address: rax + 4*rcx +12
- Note: Index cannot be rsp

X86 Addressing

- In general, there are three components of an indirect address
 - Base: a machine address stored in a register
 - Index * scale: a variable offset from the base
 - Disp: a constant offset (displacement) from the base
- addr(ind) = Base + [Index * scale] + Disp
 - When used as a *location*, ind denotes the address addr(ind)
 - When used as a value, ind denotes Mem[addr(ind)], the contents of the memory address
- Example: -4(%rsp) denotes address: rsp 4
- Example: (%rax, %rcx, 4) denotes address: rax + 4*rcx
- Example: 12(%rax, %rcx, 4) denotes address: rax + 4*rcx +12
- Note: Index cannot be rsp

Note: X86lite does not need this full generality. It does not use index * scale.

X86lite Memory Model



X86lite Memory Model

Useful instruction:

- By convention, there is a stack that grows from high addresses to low addresses
- The register **rsp** points to the top of the stack


```
- pushq SRC rsp ← rps - 8; Mem[rsp] ← SRC
```

X86 instructions set flags as a side effect

- X86 instructions set flags as a side effect
- X86lite has only 3 flags:
 - OF: "overflow" set when the result is too big/small to fit in 64-bit reg.
 - SF: "sign" set to the sign of the result (0=positive, 1 = negative)
 - **ZF**: "zero" set when the result is 0

- X86 instructions set flags as a side effect
- X86lite has only 3 flags:
 - OF: "overflow" set when the result is too big/small to fit in 64-bit reg.
 - SF: "sign" set to the sign of the result (0=positive, 1 = negative)
 - **ZF**: "zero" set when the result is 0
- From these flags, we can define *Condition Codes*
 - To compare SRC1 and SRC2, compute SRC1 SRC2 to set the flags
 - e equality holds when **zF** is set
 - ne inequality holds when (not zF)
 - g greater than holds when **not** (SF <> OF | | **zF**)
 - -1 less than holds when **SF** <> **OF**
 - Equivalently: ((SF && not OF) || (not SF && OF))
 - ge greater or equal holds when **not** (SF <> OF)
 - le than or equal holds when SF <> OF or ZF

Compilation & Execution



Code Blocks & Labels

• X86 assembly code is organized into *labeled blocks*:

- Labels indicate code locations that can be jump targets (either through conditional branch instructions or function calls).
- Labels are translated away by the linker and loader instructions live in the heap in the "code segment"
- An X86 program begins executing at a designated code label (usually "main").

- First compare, then jump based on comparison
- cmpq SRC1, SRC2 Compute SRC2 SRC1, set condition flags
 - **ZF=1** if SRC1=SRC2
 - **SF=1** if (SRC2-SRC1) < 0 (signed)
 - OF=1 if two's complement (signed overflow)

• Example:


• jCC SRC

rip ← if CC then SRC else fallthrough

• Example:

Compare rax to ecx

If rax = rcx then jump to __truelbl



jCC SRC

rip ← if CC then SRC else fallthrough

Instruction	Condition	Description		
jmp target	1	Unconditional		
je target	ZF	Equal / Zero		
jne target	~ZF	Not Equal / Not Zero		
js target	SF	Negative		
jns target	~SF	Nonnegative		
jg target	~(SF^OF) &~ZF	Greater (Signed)		
j ge target	~(SF^OF)	Greater or Equal (Signed)		
jl target	(SF^OF)	Less (Signed)		
jle target	(SF^OF) ZF	Less or Equal (Signed)		
ja target	~CF&~ZF	Above (unsigned ">")		
jb target	CF	Below (unsigned "<")		

Example:

cmpq %rcx, %rax je truelbl

Compare rax to ecx If rax = rcx then jump to truelbl

Carry Flag ZF Zero Flag SF Sign Flag OF Overflow Flag

Reading Condition Codes

Register	Use(s)	
%rdi	1st argument (x)	
%rsi	2 nd argument (y)	
%rax	return value	

- set* Instructions
 - Set a low-order byte to 0 or 1 based on condition codes
 - Operand is byte register (e.g. al, dl) or a byte in memory
 - Do not alter remaining bytes in register
 - Typically use movzbl (zero-extended mov) to finish job

```
int gt(long x, long y)
{
  return x > y;
}
```

```
cmpq %rsi, %rdi  # Compare x:y
setg %al  # Set when >
movzbl %al, %eax  # Zero rest of %rax
ret
```

Reading the condition code

• setbCC DEST DEST's lower byte ← if CC then 1 else 0

Instruction	Condition	Description	
sete dst	ZF	Equal / Zero	
setne dst	~ZF	Not Equal / Not Zero	
sets dst	SF	Negative	
setns dst	~SF	Nonnegative	
setg dst	~(SF^OF) &~ZF	Greater (Signed)	
setge dst	~(SF^OF)	Greater or Equal (Signed)	
setl dst	(SF^OF)	Less (Signed)	
setle dst	(SF^OF) ZF	Less or Equal (Signed)	
seta dst	~CF&~ZF	Above (unsigned ">")	
setb dst	CF	Below (unsigned "<")	

CF Carry Flag	ZF Zero Flag	SF Sign Flag	OF Overflow Flag
CF Carry Flag	ZF Zero Flag	SF Sign Flag	OF Overflow Flag

Jumps, Call and Return

- jmp SRC rip ← SRC Jump to location in SRC
- callq SRC Push rip; rip ← SRC
 - Call a procedure: Push the program counter to the stack (decrementing rsp) and then jump to the machine instruction at the address given by SRC.
- retq Pop into rip
 - Return from a procedure: Pop the current top of the stack into rip (incrementing rsp).
 - This instruction effectively jumps to the address at the top of the stack