2. Fold bottom side (columns 3 and 4) together

1. Pull along perforation to separate card

Reference Data Card ("Green Card")

MIPS

MIPS Reference Data



CORE INSTRUCTI	ON SE	Т			OPCODE
NAME ADDRESS	NII C	FOR-			/ FUNCT
NAME, MNEMO		MAT	01 ((((1)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		$0 / 08_{hex}$
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	$24_{\rm hex}$
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{ m hex}$
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	Ι	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	$28_{ m hex}$
Store Conditional	sc	Ι	$\begin{aligned} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1:0 \end{aligned}$	(2,7)	38 _{hex}
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	$29_{ m hex}$
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}
			se overflow exception mm = { 16{immediate[15]}, immediate[15]}	ediate	}

(-)				
(2)	SignExtImm = {	16	(immediate[15]),	imn
(3)	ZeroExtImm = -	16	{1b'0}, immediat	e }

- (4) BranchAddr = { 14{1immediate[15]}, immediate, 2'b0 }
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt	immediate		
	31 26	25 21	20 16	15		0
J	opcode		address			
	31 26	25				0

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

ARITHMETIC CORE INSTRUCTION SET

Animilatio	HE IN	inu	(2)	OFCODE
			O .	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO	ONIC	MAT	OPERATION	(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double	add.d	I'IX	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	c.r.d*	FR	$FPcond = ({F[fs], F[fs+1]}) op$	11/11//v
Double			{F[ft],F[ft+1]})?1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	44.401.10
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double	,	ED	{F[ft],F[ft+1]}	11/10/ /2
FP Multiply Single	muı.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
FP Subtract Single	sub.s	FR	{F[ft],F[ft+1]} F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	Sub.S		$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} -$	11/10//1
Double	sub.d	FR	{F[fd],F[fd+1]} - {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/11//1
Load FP Single	lwc1	Ι	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	IWCI		F[rt]=M[R[rs]+SignExtImm]; (2)	
Double	ldc1	I	F[rt+1]=M[R[rs]+SignExtImm+4] (2)	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control		R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned		R	$\{Hi,Lo\} = R[rs] * R[rt] $ $\{6\}$	
Shift Right Arith.	sra	R	$R[rd] = R[rt] \gg shamt$	0///3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	
Store FP			M[R[rs]+SignExtImm] = F[rt]; (2)	
Double	sdc1	I	M[R[rs]+SignExtImm+4] = F[rt+1]	3d//

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	e
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME. NUMBER. USE. CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
IVAIVIL	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1 2-3		Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

	(1) MIPS	(2) MIPS				ASCII		Hexa-	ASCII
opcode	funct	funct	Binary	Deci-		Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	Jinary	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
` ′		sub.f	00 0001	1	1	SOH	65	41	Ā
j	srl	${\tt mul.} f$	00 0010		2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100		4	EOT	68	44	D
bne		abs f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110		6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7 8	7 8	BEL	71	47	G H
addi addiu	jr jalr		00 1000 00 1001	9	8	BS HT	72 73	48	I
slti	movz		00 1001		a	LF	74	4a	J
sltiu	movn		00 1010	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100		c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000		10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010		12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3 DC4	83 84	53 54	S
			01 0100 01 0101	20	14	NAK	84	54 55	U
			01 0101		16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000		18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100		1c	FS	92	5c	/
			01 1101	29	1d	GS	93	5d	j
			01 1110		le	RS	94	5e	^
1b			01 1111	31	1f	US	95 96	5f 60	-
lh	add addu	cvt.s.f	10 0000 10 0001	33	20 21	Space !	96	61	a
lwl	sub	$\operatorname{cvt.d} f$	10 0001		22		98	62	b
lw	subu		10 0010	35	23	#	99	63	c
1bu	and	cvt.w.f	10 0100		24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	,	103	67	g h
sb			10 1000		28	(104	68	
sh			10 1001	41	29)	105	69	i
swl	slt		10 1010		2a		106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k 1
			10 1100 10 1101	44	2c 2d	,	108 109	6c 6d	n m
swr			10 1101		2u 2e	-	1109	6e	n
cache			10 1110	47	2f	,	111	6f	0
11	tge	c.f.f	11 0000		30	0	112	70	p
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tĺt	c.eq.f	11 0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.f	11 0100		34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
1dc2	tne	c.ole.f	11 0110		36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	W
sc sva1		c.sf.f	11 1000 11 1001	56 57	38 39	8 9	120 121	78 79	X
swc1 swc2		c.ngle.f	11 1001		39 3a	:	121	79 7a	y z
3462		c.seq.f c.ngl.f	11 1010	59	3b	:	123	7a 7b	2 {
		c.lt.f	11 1100		3c	<	124	7c	1
sdc1		c.nge.f	11 1101	61	3d	=	125	7d	}
sdc2		c.le.f	11 1110		3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL
(1) oncor	de(31:26) =	= 0	•						

OPCODES, BASE CONVERSION, ASCII SYMBOLS

(1) opcode(31:26) == 0(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$


IEEE 754 FLOATING-POINT STANDARD


3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:







4

Object

± 0 ± Denorm

±∞

anything ± Fl. Pt. Num.

Fold bottom side (columns 3 and 4) together

2

along perforation to separate card

1. Pull

MIPS Reference Data Card ("Green Card")

IEEE 754 Symbols

Fraction

≠0

0

Exponent

1 to MAX - 1

MAX

DATA ALIGNMENT

Double Word										
Word					W	ord				
Halfword		Half	word	Hal	fword	Half	word			
Byte Byte Byte Byte		Byte	Byte	Byte	Byte					
Λ	1	2	2	4	6	6	7			

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 ⁻¹⁵	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10 ⁻⁶	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.