









Cin is mandatory.






















Close to PCIe Slot




X1 & X0 follow differential layout rule for Min. 100u















**Xi & XO follow differential layout rule for Min. jitter**




## PCIe to SATA






# System Power


For USB/PCIe PHY Power (1.2V)  
Current= 300mA



## Reset Circuit




## 5V/3A




$$V_{out} = 0.92 (1 + R255/R256)$$

## 3.3V/3A







$$V_{out} = 0.92 (1 + R251/R252)$$

## 1.14V/1.5A




## 1.0V/1.5A






Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM <b>1: DRAM configuration from Auto Detect</b>	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input <b>011: 40 MHz, Self Oscillation mode</b>	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	<b>0: 1:3</b> 1: 1:4	
TXD2	DRAM_TYPE	<b>0: DDR3</b> 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) <b>0010: Normal / Boot from SPI 3-byte address</b> 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMI / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	



Giga Switch Hardware Trap				
Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] 4'b0000: IDDQ mode 4'b0001: IOTEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) 4'b0111: SCAN-MBIST-OLT mode 4'b1000: AFE-OLI mode 4'b1001: GPHY ATE mode 4'b1010: GPHY ADUMP mode 4'b1011: GPHY ADUMP probe mode 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_sel[1:0] 2'b01: 20MHz 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		










# GPIO18/WPS/RESET




# Giga SW




For TANA testpin



# MT7621 Power



## RGMII Interface



### Note:

1. MT7621A/S MDC/MDIO cannot use to GPIO when needs control external/internal PHY
2. GE2 group cannot use to GPIO when WAN/LAN total bandwidth is up to 2G. Keeps the pin floating.

RDQ[0:15]

DDR3/DDR2 Interface  
The pinout is different  
when use DDR3 and DDR2



diff pair

Test Pad for signal measurement

RDOM0	1	TP4
RDOM1	1	TP5
RQDS0	1	TP6
RQDS0	1	TP7
RQDS1	1	TP31
RQDS1	1	TP8
RRAS	1	TP9
RCS	1	TP10
RCAS	1	TP29
RWE	1	TP30
RQD2	1	TP32
RQD7	1	TP33
RQD9	1	TP34
RQD12	1	TP35
RA4	1	TP37
RODT	1	TP36
RQD15	1	TP38
RA6	1	TP39
RA8	1	TP40

ND\_WP R1740 4.7K/N

spi_cs0 (I/O)	nd_cs_n (O)
spi_cs1 (I/O)	nd_we_n (O)
spi_clk (I/O)	nd_re_n (O)
spi_miso (I/O)	nd_d[4] (I/O)
spi_mosi (I/O)	nd_d[5] (I/O)
spi_wp (I/O)	nd_d[6] (I/O)
spi_hold (I/O)	nd_d[7] (I/O)



Nand Flash/ SD-XC/SPI Flash

sd_wp (I)	nd_wp (O)
sd_clk (I/O)	nd_rb_n (I)
sd_cd (I)	nd_cle (O)
sd_cmd (I/O)	nd_ale (O)
sd_data[0] (I/O)	nd_d[0] (I/O)
sd_data[1] (I/O)	nd_d[1] (I/O)
sd_data[2] (I/O)	nd_d[2] (I/O)
sd_data[3] (I/O)	nd_d[3] (I/O)

