

Boot Strapping


	boot bitapping						
Pin Name	Description	Value					
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect For FT mode: 0: SUTIF 1: 3-wire SPI					
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode 011: 40 MHz, Self Oscillation mode 111: 25 MHz, Single end input					
PERST_N	OCP_RATIO	0: 1:3 1: 1:4					
TXD2	DRAM_TYPE	0: DDR3 1: DDR2					
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock					


Pin Name	Trap	Fuction	Description	Defau
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode(3:0] thomode(3:0] thomode thoulon: IDDQ mode thoulon: IDTEST mode thoulon: NANDTREE mode thoulon: NANDTREE mode thoulon: MBIST thotion: SCAN mode (internal) thotion: SCAN-COMP mode (compression) thotion: SCAN-COMP mode (compression) thotion: SCAN-COMP mode thoulon: AFE-OLT mode thoulon: AFE-OLT mode thoulon: GPHY ADUMP mode thoulon: GPHY ADUMP mode thoulon: GPHY ADUMP mode thoulon: GPHY ADUMP probe mode thoulon: Reserved thoulon: Reserved thoulon: Seeserved	4 'b111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal freq sel[1:0] 2'b01: 20MHz 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4 LED 0	HWTRAP[10]	HT XTAL FSEL[1]		

MediaTek Inc. No.1, Dusing Rd. 1, Hsinchu Science Park TEL-486-3-567-0766
Hsinchu, Taiwan 300, R.O.C. Fax: 486-3-578-7610

Jimmy V11 Sheet 9 of 16

MT7621A







MediaTek Inc.


MT7621A


No.1, Dusing Rd. 1, Hsinchu Science Park TEL:+886-3-567-0766 Hsinchu,Taiwan 300, R.O.C. Fax:+886-3-578-7610


| Drawn | Rev | V11 |
| Sheet | 10 | of | 16 |











MT7621A

