











Boot Strapping

boot briapping						
Pin Name	Description	Value				
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect 1: 3-wire SPI				
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode 011: 40 MHz, Single end input 110: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input				
PERST_N	OCP_RATIO	0: 1:3 1: 1:4				
TXD2	DRAM_TYPE	0: DDR3 1: DDR2				
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000. Normal / Root from SPI 4-byte address and YTAL clock				

Pin Name	Trap	Fuction	Description	Defau
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode(3:0] 4*b0000: IDDQ mode 4*b0001: IDTEST mode 4*b0001: NANDTREE mode 4*b0011: RING mode (both IO and std-cell) 4*b0101: SCAN mode (internal) 4*b0101: SCAN-COMP mode (compression) 4*b0111: SCAN-MBIST-OLT mode 4*b1010: SCAN-COMP mode 4*b1001: GPHY ATE mode 4*b1001: GPHY ATE mode 4*b1001: GPHY ADUMP probe mode 4*b1011: GPHY ADUMP probe mode 4*b1010: Reserved 4*b1101: Reserved 4*b1101: bootup probe mode 4*b1101: normal mode	4'b111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal freq sel(1:0) 2'b01: 20MHz 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4 LED 0	HWTRAP[10]	HT XTAL FSEL[1]		



















