# 10320 CS410001 – Computer Architecture 2015 Appendix B - Input Samples

# An Example C program:

```
sum = 0;
for( i = 0; i < 3; i++ ) {
    sum += i;
}
```

#### Suppose that

- 1. The sizes of *sum & i* are words.
- 2. The address of *sum* is located at 0x000000000 in D memory, while the address of *i* is at 0x00000008 in D memory.
- 3. PC is initially 0, and \$sp is initially 0x400.

### Translate into assembly:

```
andi $t0, $0, 0
                         \# sum = \$t0 = 0
     andi $t1, $0, 0
                         # i = $t1 = 0
loop: slti $t2, $t1, 3
                         # $t2 = ( i < 3 )
                         # if (i \ge 3), go to end
    beq $t2, $0, end
     add $t0, $t0, $t1
                         \# sum = sum + i
    addi $t1, $t1, 1
                         # i++
    i loop
                         # jump to loop
end: sw $t0, 0($0)
                         # store sum
    halt
    halt
    halt
     halt
    halt
```

Then, this program will be provided as the following binary contents. Note that no comments are allowed in your submitted input files; the comments are here to help you understand the meaning of each line. Additionally, the content of each line is of hexadecimal format and is irrelevant to little-endian or big-endian.

Prof. Ren-Song Tsay © National Tsing Hua University

#### iimage.bin:

```
0x00000000 # initial value of PC
0x0000000D # number of words to be loaded into I memory
0x30080000 # contents of I memory begins
0x30090000
0x292A0003
```

# **10320 CS410001 – Computer Architecture 2015**

0x11400003

0x01094020

0x21290001

0x08000002

0xAC080000

0xFFFFFFF

0xFFFFFFF

0xFFFFFFF

0xFFFFFFF

0xFFFFFFF

## dimage.bin:

0x00000400 # initial value of \$sp

0x00000003 # number of words to be loaded into D

memory

0x12345678 # content of D memory begins

0x9ABCDEF0

0x13572468

## <NOTE> Here are a few friendly reminders for creating valid testcases.

- i. When initializing I memory or D memory,
  - a. the address should be at most 1023 (1K size).
  - b. the loaded instruction/data should be a complete word.
- ii. Address overflow or misaligned access in I memory is **not allowed during simulation**.
- iii. The total simulation should be less than 500,000 cycles.
- iv. In project 2, at the end of simulation all pipeline stages should be filled with halt instructions, except when address overflow or misaligned access occurs in D memory.