
INTRODUCTIONTO GPU PROGRAMMING

Guest Lecturer: Ben Wibking

CMSE 822: Parallel Programming Michigan State University


WHAT IS EXASCALE SUPERCOMPUTING?


- A tightly-coupled system capable of l exaflop = 10¹⁸ floating-point operations per second
- Nominally measured in terms of performance on a parallel matrixmultiplication benchmark
- More important is application performance:
 I,000 times FOM (= faster x larger)
 simulations compared to petaflop-scale
 supercomputers



WHY IS EXASCALE SUPERCOMPUTING?


- Required for:
 - Cloud-resolving (~ I km resolution)
 climate simulations
 - Well-resolved 3D nuclear reactor simulations
 - Well-resolved 3D nuclear weapon simulations
 - Your simulations?





WHY ARE GPUS USED FOR EXASCALE?

- Nothing else is possible within reasonable electrical power constraints
- A 2008 U.S. DARPA study projected that with existing technology, exascale would require 67 MW of power to run it
- (I projected exascale system = almost 10% of the capacity of a typical nuclear reactor)
- Had to search for technologies with much better performance per watt



GOALS


- · Understand "what is a CPU?"
- · Understand "what is a GPU?"
- · Understand how GPUs execute programs
- Understand what kinds of algorithms and applications perform well on GPUs due to their unique architectural features

- The "central processing unit" of a computer
- Simple execution model
- Conceptually, executes a linear stream of sequential instructions read from memory




By Pstrahl via Wikipedia - CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=151972144

- Conceptually, executes a linear stream of sequential instructions read from memory
- The "von Neumann" computer architecture, after its inventor:



John von Neumann in 1945 with the world's first storedprogram computer at the Institute for Advanced Study (Getty Images)

By User:Lambtron - File:ABasicComputer.gif, CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=123099855



SIMPLIFIED BLOCK DIAGRAM OF A CPU

SIMPLEST POSSIBLE CPU PROGRAM

```
int main()

double a = 1.0;

double b = 2.0;

double result = a + b;

return 0;

}
```

```
main:
                                                        push
                                                                rbp
                                                                rbp, rsp
                                                        mov
    int main()
                                                        movsd
                                                                xmm0, QWORD PTR .LCO[rip]
                                                        movsd
                                                                QWORD PTR [rbp-8], xmm0
3
        double a = 1.0;
                                           6
                                                        movsd
                                                                xmm0, QWORD PTR .LC1[rip]
        double b = 2.0;
                                                        movsd
                                                                QWORD PTR [rbp-16], xmm0
        double result = a + b;
5
                                                                xmm0, QWORD PTR [rbp-8]
                                                        movsd
        return 0;
6
                                           9
                                                        addsd
                                                                xmm0, QWORD PTR [rbp-16]
                                          10
                                                                QWORD PTR [rbp-24], xmm0
                                                        movsd
8
                                          11
                                                                eax, 0
                                                        mov
                                          12
                                                                rbp
                                                        pop
                                          13
                                                        ret
                                          14
                                                .LC0:
                                          15
                                                        .long
                                          16
                                                        .long
                                                                1072693248
                                          17
                                                .LC1:
                                          18
                                                        .long
                                                        .long
                                          19
                                                               1073741824
```

```
main:
                                                        push
                                                                rbp
                                                                rbp, rsp
                                                        mov
    int main()
                                                                xmm0, QWORD PTR .LCO[rip]
                                                        movsd
                                                        movsd
                                                                QWORD PTR [rbp-8], xmm0
        double a = 1.0;
                                                                xmm0, QWORD PTR .LC1[rip]
                                           6
                                                        movsd
        double b = 2.0;
4
                                                                QWORD PTR [rbp-16], xmm0
                                                        movsd
        double result = a + b;
5
                                                                xmm0, QWORD PTR [rbp-8]
                                                        movsd
        return 0;
6
                                           9
                                                        addsd
                                                                xmm0, QWORD PTR [rbp-16]
                                                                QWORD PTR [rbp-24], xmm0
                                          10
                                                        movsd
8
                                          11
                                                                eax, 0
                                                        mov
                                          12
                                                                rbp
                                                        pop
                                          13
                                                        ret
                                          14
                                                .LC0:
                                          15
                                                        .long
                                          16
                                                        .long
                                                               1072693248
                                          17
                                                .LC1:
                                          18
                                                        .long
                                                        .long
                                          19
                                                               1073741824
```

```
main:
                                                      push
                                                              rbp
                                                              rbp, rsp
                                                      mov
    int main()
                                                              xmm0, QWORD PTR .LCO[rip]
                                                      movsd
                                                              QWORD PTR [rbp-8], xmm0
                                                      movsd
        double a = 1.0;
                                          6
                                                      movsd
                                                              xmm0, QWORD PTR .LC1[rip]
        double b = 2.0;
                                                      movsd
                                                              QWORD PTR [rbp-16], xmm0
        double result = a + b;
5
                                                              xmm0, QWORD PTR [rbp-8]
                                                      movsd
        return 0;
6
                                                      addsd
                                                              xmm0, QWORD PTR [rbp-16]
                                                              QWORD PTR [rbp-24], xmm0
                                         10
                                                      movsd
8
                                         11
                                                              eax, 0
                                                      mov
                                         12
                                                              rbp
                                                      pop
                                         13
                                                      ret
                                         14
                                              .LCO:
                                         15
                                                      .long
Binary representation of 1.0
                                                              1072693248
                                                      .long
                                         17
                                              .LC1:
                                                      .long
Binary representation of 2.0 18
                                         19
                                                      .long
                                                              1073741824
```

	1	main:		
	2		push	rbp
	3		mov	rbp, rsp
Copy value from .LC0 to regis	ter		movsd	xmm0, QWORD PTR .LCO[rip]
Copy value from register to me	_		movsd	QWORD PTR [rbp-8], xmm0
	6		movsd	xmm0, QWORD PTR .LC1[rip]
	7		movsd	QWORD PTR [rbp-16], xmm0
	8		movsd	xmm0, QWORD PTR [rbp-8]
	9		addsd	xmm0, QWORD PTR [rbp-16]
	10		movsd	QWORD PTR [rbp-24], xmm0
Binary representation of 1.0	11		mov	eax, 0
	12		pop	rbp
	13		ret	
	14	.LC0:		
	15		.long	0
	16		.long	1072693248
	17	.LC1:		
	18		.long	0
	19		.long	1073741824

	1	•		
	1	main:		
	2		push	rbp
	3		mov	rbp, rsp
	4		movsd	xmm0, QWORD PTR .LC0[rip]
	5		movsd	QWORD PTR [rbp-8], xmm0
Copy value from .LCI to regis	ster		movsd	xmm0, QWORD PTR .LC1[rip]
Copy value from register to me	mor		movsd	QWORD PTR [rbp-16], xmm0
oppy variate in online a sistematical designation of the siste	8		movsd	xmm0, QWORD PTR [rbp-8]
	9		addsd	xmm0, QWORD PTR [rbp-16]
	10		movsd	QWORD PTR [rbp-24], xmm0
	11		mov	eax, 0
	12		pop	rbp
	13		ret	
	14	.LC0:		
	15		.long	0
	16		.long	1072693248
	17	.LC1:		
Binary representation of 2.0	18		.long	0
	19		.long	1073741824

```
main:
                                                     push
                                                             rbp
                                                             rbp, rsp
                                                     mov
                                                             xmm0, QWORD PTR .LC0[rip]
                                                     movsd
                                                             QWORD PTR [rbp-8], xmm0
                                                     movsd
                                                             xmm0, QWORD PTR .LC1[rip]
                                                     movsd
                                                             QWORD PTR [rbp-16], xmm0
                                                     movsd
Copies value from memory to register
                                                             xmm0, QWORD PTR [rbp-8]
                                                     movsd
Adds memory value to register value
                                                             xmm0, QWORD PTR [rbp-16]
                                                     addsd
                                                             QWORD PTR [rbp-24], xmm0
                                                     movsd
      Copies the result to memory
                                                             eax, 0
                                                     mov
                                         12
                                                             rbp
                                                     pop
                                         13
                                                     ret
                                         14
                                              .LCO:
                                         15
                                                     .long
                                         16
                                                             1072693248
                                                     .long
                                         17
                                              .LC1:
                                                     .long
                                                     .long
                                         19
                                                            1073741824
```

- That looks complicated, but all it is does is simply:
 - Fetch data from memory into processor registers
 - Perform arithmetic operations
 - Store the value of processor registers back to memory
- · Operates on a single data item at a time



By Pstrahl via Wikipedia - CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=151972144

- · Operates on a single data item at a time
- Optimized for low latency memory fetches
- The CPU is called a "scalar" processor
- Modern CPUs have multiple cores, but each core operates independently on its own stream of sequential instructions



By Pstrahl via Wikipedia - CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=151972144


BUT, WAIT!

- Modern processors (>1990s) internally re-order instructions and execute them out of order
 - Critical to high performance of all CPUs today
 - Huge engineering effort to maintain the illusion of sequential execution
 - This is very expensive in both transistors and power




By Pstrahl via Wikipedia - CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=151972144


- The "graphics processing unit"
- Executes one (or more!) compute kernels simultaneously
- Has a complicated execution model (not reducible to a linear stream of sequential instructions)
- Operates on many data items in parallel




- A "vector" processor
- Operates with the same operation on many data items in parallel (analogous to adding two vectors)



- Does not internally re-order instructions
 - More transistors can be spent on real computing
 - Uses less power per unit of computation
- Larger human effort to program efficiently






NVIDIA:
Streaming multiprocessor

AMD: Compute unit

High-bandwidth memory (Physically attached to GPU)

SIMPLIFIED BLOCK DIAGRAM OF A GPU



NVIDIA:
Streaming multiprocessor


AMD: Compute unit

High-bandwidth memory (Physically attached to GPU)

SIMPLIFIED BLOCK DIAGRAM OF A GPU

NVIDIA: Streaming multiprocessor

AMD: Compute unit




Vector ALU:


Performs arithmetic operations on vector registers

Vector register:

32- or 64-component vector that can be accessed with single clock cycle latency

SIMPLIFIED BLOCK DIAGRAM OF A SM/CU





- GPU command processor reads the kernel launch request, and then schedules thread blocks on individual SMs/CUs
- Individual SMs/CUs then independently execute these thread blocks

GPU Kernel

Thread Block 0

Warp 0 Thread 0 ... Thread 31 Warp I

Warp 2 ... (up to) Warp 15

Thread Block I

Thread Block 2

Thread Block 3

Thread Block N

GPU Kernel

Thread Block 0 — Assigned to SM/CU A

Warp 0

Thread 0 ...

Thread 31

Warp I

Warp 2 ... (up to) Warp 15

Thread Block I — Assigned to SM/CU A

Thread Block 2 — Assigned to SM/CU B


Thread Block 3 — Assigned to SM/CU D

Thread Block N — Assigned to SM/CU Z

Example: Thread blocks from GPU kernel A and GPU kernel B execute simultaneously on SM/CUs A, B, D, and Z

GPU Kernel A Thread Block 0 — Assigned to SM/CU A Warp 0 Thread 0 Thread Block I — Assigned to SM/CU A Thread Block 2 — Assigned to SM/CU B Thread Block 3 — Assigned to SM/CU D

Thread Block N — Assigned to SM/CU Z



Thread Block N — Assigned to SM/CU Z

Example 8-wide vector registers:

Lane Lane Lane Lane Lane Lane Lane




Example vector instruction: v3 ← v1 + v2

Vector register:

- 32- or 64-component vector that can be accessed with single clock cycle latency
- same data type
 (e.g., all floating point numbers)
- operate on all elements simultaneously


Each GPU thread (see previous slide) operates on a different vector component

A bunch of CPUs that work really fast




A bunch of CPUs at work really fast





- A "vector" processor (i.e., adding vectors)
- High bandwidth: very high bandwidth read/ write from the separate on-package GPU memory (about I order of magnitude higher BW than CPU main memory)
- High latency: several µs wait time for GPU kernels to start running
- · "Simpler" hardware design than CPUs
- Significantly more complicated programming model



WHY ARE GPUS "FAST"?


• Wrong answer:

They have lots of cores.

• Right answer:

They are fast for certain computations that have high data parallelism:

- Parallel processing designed for high throughput
- Much higher memory bandwidth than CPUs



A CPU IS LIKE A TAXI


It gets a small amount of data processed with low latency, at the cost of low throughput.



By Pstrahl via Wikipedia - CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=151972144

A GPU IS LIKE A SUBVAY

It gets a huge amount of data processed with high throughput, at the cost of having high latency.



WHAT CAN GPUS DO?



- GPUs can:
 - Multiply/add/divide numbers in parallel
 - Fetch lots of data from ordered locations in memory
 - Perform direct memory copies to/ from other GPUs

WHAT CAN'T GPUS DO?




- GPUs can:
 - Multiply/add/divide numbers in parallel
 - Fetch lots of data from ordered locations in memory
 - Perform direct memory copies to/ from other GPUs



- GPUs can't:
 - Efficiently read unpredictable/irregular locations in memory
 - Efficiently perform operations on a small amount of data
 - Perform I/O
 - Make MPI calls

SHOULD I COMPUTE ON THE GPU?

- Ask yourself:
 - Do I have > 106 data items to process each iteration/timestep?
 - Can I keep my entire data set (including temporary/work arrays) in GPU memory for the entire duration of my computation?
 - Can l access my data items in a regular order in memory?
- If yes to <u>all</u>, then it's a good candidate for running on the GPU



SHOULD I COMPUTE ON THE GPU?

- Ask yourself:
 - Do I have > 106 data items to process each iteration/timestep?
 - Can I keep my entire data set (including temporary/work arrays) in GPU memory for the entire duration of my computation?
 - Can laccess my data items in a regular order* in memory?
- If yes to <u>all</u>, then it's a good candidate for running on the GPU

Required to saturate SM/CUs with a sufficient number of threads + amortize launch overhead

Required to avoid cost of transferring data from CPU memory to GPU memory

Required to achieve full bandwidth transfers from GPU memory

*Strictly, memory accesses must coalesce.

WHAT APPLICATIONS PERFORM WELL ON GPUS?



- PDE solvers on structured grids
 - Hydrodynamics
 - Solid mechanics / finite element analysis
 - Climate / weather simulation
- Dense linear algebra
- Particle-in-cell (PIC) plasma codes
- All-pairs N-body

WHAT APPLICATIONS PERFORM WELL ON GPUS?





- PDE solvers on structured grids
 - Hydrodynamics
 - Solid mechanics / finite element analysis
 - Climate / weather simulation
- Dense linear algebra
- Particle-in-cell (PIC) plasma codes
- All-pairs N-body

Monte Carlo particle transport

WHAT APPLICATIONS DON'T PERFORM WELL ON GPUS?*



- PDE solvers on grids with irregular/ arbitrary connectivity

 (i.e., fully unstructured meshes)
- Sparse linear algebra with irregular matrix structure
- Tree-based N-body

WHAT APPLICATIONS ARE A MIXED BAG ON GPUS?*



- PDE solvers on grids with irregular/ arbitrary connectivity
 (i.e., fully unstructured meshes)
- Sparse linear algebra with irregular matrix structure
- Tree-based N-body

- Fast Fourier transform (FFT)
 - Historically poor performance, but much better on new GPUs
- Sparse linear algebra with regular matrix structure
 - Requires a large number of matrix elements per GPU (at least ~200³)

*Yes, there are exceptions, but this is typically true.

WHAT WE LEARNED

- "What is exascale supercomputing?"
- "What is a CPU?"
- "What is a GPU?"
- How GPUs execute programs
- What kinds of algorithms and applications perform well on GPUs due to their unique architectural features

Practical exercises

• Go here: https://github.com/BenWibking/cmse822-gpu-exercises

Rosetta Stone for GPUs

CUDA HIP C/C++ (NVIDIA GPUs) (AMD GPUs) cudaMalloc() hipMalloc() malloc() hipFree() free() cudaFree()

cudaMemcpy() hipMemcpy()