

ECE 271, Design Project

Benjamin Anderson II

Nov. 27th, 2022

1. Project Description	2
2. High Level Description	4
2.1. What To Display Unit	6
2.1.1. Loading Animation Unit	7
2.1.1.1. Counter Unit	8
2.1.1.2. Comparator Unit	9
2.1.1.3. Synchronizer Unit	9
2.1.1.4. Loading Animation Decoder Unit	10
2.1.2. Random Number Generator Unit	11
2.1.3. Seven Segment Decoder Unit	13
A. SystemVerilog Files	14
A.1. What To Display	15
A.1.1. Loading Animation	16
A.1.1.1. Counter	16
A.1.1.2. Comparator	17
A.1.1.3. Synchronizer	17
A.1.1.4. Loading Animation	17
A.1.2. Randomizer	18
A.1.3. Seven Segment Decoder	19
B. Simulation Files	20
B.1. What To Display Simulation File	21
B.1.1. Loading Animation Simulation File	21
B.1.1.1. Counter Simulation Files	21
B.1.1.2. Comparator Simulation Files	22
B.1.1.3. Loading Animation Decoder Simulation Files	23
B.1.2. Random Number Generator Simulation File	23
B.1.3. Seven Segment Decoder Simulation File	24

1. Project Description

The inputs used for this design are the rightmost switches on the DE10-Lite, as well as the two buttons located above them. The switches correspond to the 6 seven segment displays, while the top button acts as a reset button, and the bottom button acts as the setting button.

The project itself is designed in such a way that upon start-up, or when the reset button is pressed, there will be an animation that plays in each of the seven segment displays. This animation is meant to tell the user that the value at that location has not been set yet. To set a number, the correct corresponding switch must be turned on (up position) and the set button must be clicked. When this set button is clicked all displays that have their switches on will activate and show the same pseudo-randomly generated number. This number will then remain until it is either reset or set to be a different random number. The random number generated will be between 1 and 6 as this is meant to be a dice rolling simulation.

Below is a video demonstration of the final product in action:

<https://photos.app.goo.gl/jijkMkwhfCLyRpNv6>




Figure 1: Hardware Diagram

The above figure shows the pins on the DE10-Lite that were used in this project. The output pins are listed from A to G according to the seven segment display standard.

2. High Level Description

Inputs: On board 50MHz clock oscillator, active low reset button, active low set button, 6 switches that correspond to the output displays.

Outputs: Six seven segment displays that correspond to the input pins

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 2: Top-Level Block Diagram




Figure 3: Top-Level Simulation

To explain the above simulation: First the reset and set buttons are pulsed to make sure the circuit is running properly. After this the first switch is activated, and the set button is pushed. This gives the random number 2, this random number is then encoded for the seven segment display (0010010). After this the switch is turned off and the next switch is activated. This cycle repeats until the last display gains its random value. Finally the reset button is pushed, telling the displays to cycle the loading animation, the same animation that they were displaying before being activated.

2.1. What To Display Unit

Inputs: Switch, active low reset button, active low set button, 50MHz clock

Outputs: Either a random number or a “loading animation.” If the set button is pushed while the switch is active, then a random number will be output to the seven segment display. If the reset button is pushed then the loading animation will restart.

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 4: Logical Block Used in the Top Level Block Diagram




Figure 5: What To Display Simulation

This simulation is similar to the top-level simulation, the only difference is that there is only 1 switch to worry about, so the model is less confusing.

2.1.1. Loading Animation Unit

Input: 50MHz clock, active low reset button

Output: Animation that changes every half second in a pattern that slowly rotates around the seven segment display.

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 6: Loading Animation Block Diagram

This clock works by initially dividing the 50MHz clock signal into a 2Hz clock signal. It then repeatedly counts to 6 on the slower clock signal and outputs a frame of animation to the seven segment display depending on the current count value.




Figure 7: Loading Animation Simulation

The simulation for this file required me to speed up the clock, so it is running at 25MHz, rather than 2 Hz. This is the same for Figures 3 and 5. As you can see the default value is hit for a short period of time every cycle due to the lost time from the synchronizer, which will be discussed further later. However this is only 1/25000000th of a second, so I feel it is an acceptable loss.

2.1.1.1. Counter Unit

Input: Clock signal, two reset buttons, one resetting to a value and the other resetting to 0

Output: Continuously incrementing value

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 8: Modified Counter Block Diagram




Figure 9: Modified Counter Simulation

For the sake of this simulation I set the preset for reset_true to be 5, as can be seen on the right side of the simulation when reset_true is pulsed after the counter naturally resets

2.1.1.2. Comparator Unit

Input: A and M

Output: Whether A is less than M

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 10: Comparator Block Diagram




Figure 11: Comparator Simulation

This simulation is fairly self explanatory, as when 'a' reaches 10 (the preset M value) the output turns from being a 1 to being a 0, since 'a' is no longer less than M.

2.1.1.3. Synchronizer Unit

Input: Data to sync with clock, and clock signal

Output: Data that is now in sync with the clock

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 12: Synchronizer Block Diagram




Figure 13: Synchronizer Simulation

This block shows the time delay of the synchronizer circuit. This time delay is 2 clock cycles, and will turn extremely short pulses, like the second, into pulses that last a full clock cycle.

2.1.1.4. Loading Animation Decoder Unit

Input: 3-bit number that ranges between 0 and 7

Output: 7-bit active low display, where segment A is the most significant bit.

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 14: Loading Animation Decoder Block Diagram




Figure 15: Loading Animation Decoder Simulation

This simulation image is different from those above in that it had to be broken into two images to be able to show all of the data properly. Though the data itself isn't very difficult to understand. As you can see the 0 moves to the right every time the input number increases by 1 (except for the last cycle, as there is no 8th position for the 0 to move to). This causes the animation to cycle an active light around the seven segment display.

2.1.2. Random Number Generator Unit

Input: Clock signal, active low reset button, active low set button

Output: 3-bit random number between 1 and 6

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 16: Random Number Generator Block Diagram

This 4-bit linear feedback shift register acts as my random number generator. The specifics of how it works are as follows: It begins initialized to a value (0100) and proceeds to shift the bits

to the right every clock cycle. The first bit is the XOR of the first D Flip-Flop and the 3rd, while there is also an AND gate checking to see if the shift register is going to run into a 7. If it is going to run into a 7, then the register skips it and goes to 3 instead. Finally, the output only changes when the set button is pushed.




Figure 17: Random Number Generator Simulation

This simulation simply shows the cycling random numbers that the random number generator generates. As you can see the cycle never comes across 0 or 7, as they have either been skipped over or were never a part of the cycle to begin with.

2.1.3. Seven Segment Decoder Unit

Input: 4-bit number that is between 0 and 15

Output: 7-bit active low display that is capable of displaying the hexadecimal numbers 0-F, where segment A is the most significant bit

Nov. 30, 2022	FPGA Dice Machine	Benjamin Anderson II	934-353-159
---------------	-------------------	----------------------	-------------




Figure 18: Seven Segment Decoder Block Diagram




Figure 19: Seven Segment Decoder Simulation

This simulation simply shows that the seven segment decoder can work for all input values 0-15.

A. SystemVerilog Files

```
1  /*****  
2  * Company:      Oregon State University  
3  * Engineer:     Benjamin Anderson II  
4  *  
5  * Create Date:  11/27/2022  
6  * Design Name:  Final  
7  * Module Name:  Final  
8  * Project Name:  ECE_272_Final  
9  * Target Devices: DE10-Lite  
10 * Tool Versions: Quartus Prime 18.0  
11 * Description:   Top Level for connecting each seven segment  
12 *               display with each switch  
13 *****/  
14 module Final  
15     (input logic clk,  
16      input logic rst,  
17      input logic set,  
18      input logic sw0,  
19      input logic sw1,  
20      input logic sw2,  
21      input logic sw3,  
22      input logic sw4,  
23      input logic sw5,  
24      output logic[6:0] sevSeg0,  
25      output logic[6:0] sevSeg1,  
26      output logic[6:0] sevSeg2,  
27      output logic[6:0] sevSeg3,  
28      output logic[6:0] sevSeg4,  
29      output logic[6:0] sevSeg5);  
30  
31     whatToDisplay seg0(clk, rst, set, sw0, sevSeg0[6:0]);  
32     whatToDisplay seg1(clk, rst, set, sw1, sevSeg1[6:0]);  
33     whatToDisplay seg2(clk, rst, set, sw2, sevSeg2[6:0]);  
34     whatToDisplay seg3(clk, rst, set, sw3, sevSeg3[6:0]);  
35     whatToDisplay seg4(clk, rst, set, sw4, sevSeg4[6:0]);  
36     whatToDisplay seg5(clk, rst, set, sw5, sevSeg5[6:0]);  
37 endmodule
```

A.1. What To Display

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:   11/27/2022
6  * Design Name:   Final
7  * Module Name:   whatToDisplay
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions:  Quartus Prime 18.0
11 * Description:    Module that informs the seven segment display
12 *                 what it is supposed to display at any given moment.
13 *****/
14 module whatToDisplay
15     (input logic clk,
16      input logic rst,
17      input logic set,
18      input logic switch,
19      output logic[6:0] display);
20
21     logic[3:0] randNum; // The number outputted by the randomizer module
22     logic[6:0] rng_display; // The seven segment value of the current random number
23     logic[6:0] load_display; // The seven segment value of the loading animation
24     logic[3:0] currRand; // The random number that will be displayed as rng_display
25     logic setter;
26
27     randomizer randVal(clk, set, rst, randNum[3:0]); // always randomizing a number (1-6) in the background
28     sevSegHex dis(currRand[3:0], rng_display[6:0]); // converts curr_rand into a seven segment display
29
30     displayLoad load(clk, rst, load_display[6:0]); // returns a loading animation
31
32     // When set and switch are both active, setter turns on. Setter only turns off when rst is active
33     always_ff @(negedge set, negedge rst, posedge clk) begin
34         if(!set) begin
35             if (switch) begin
36                 currRand[3:0] <= randNum[3:0];
37                 setter <= 1;
38             end
39         end else if(!rst) setter <= 0;
40     end
41
42     //checks to see if setter is active
43     //when setter is active, the random number from currRand is displayed
44     //when setter is not active, the loading animation is shown to the user.
45     always_ff @(negedge rst, posedge setter, posedge clk) begin
46         if(setter) begin
47             display[6:0] <= rng_display[6:0];
48         end else begin
49             display[6:0] <= load_display[6:0];
50         end
51     end
52 endmodule
```

A.1.1. Loading Animation

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  displayLoad
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   Outputs a loading animation
12 *****/
13 module displayLoad
14 (input logic clk,
15  input logic rst,
16  output logic[6:0] display);
17
18
19  logic[24:0] fast_count; // output of the counter that goes to 25,000,000
20  logic[2:0] count_val; // informs which stage of the animation is beign displayed
21
22  logic clk_short; // turns high every half second
23  logic count_rst; // tells the bottom counter when to reset
24  logic less_than_6; // outputs HIGH, when bottom counter is less than 6
25  logic half_sec; // the clock used for the animation
26
27  //The logical block that counts to a 25,000,000 and resets when it is hit
28  counter #(25, 0) fast_counter(clk, half_sec, half_sec, fast_count[24:0]);
29  comparator #(25, 25000000) fast_comp(fast_count[24:0], clk_short);
30  synchronizer fast_sync(clk, clk_short, half_sec);
31
32  //The logical block that counts to 6 and resets when it is hit.
33  //(uses the output of the last block as the clock)
34  counter #(3, 6) count(half_sec, rst, count_rst, count_val[2:0]);
35  comparator #(3, 6) lessThan6(count_val[2:0], less_than_6);
36  synchronizer sync(clk, less_than_6, count_rst);
37
38  //displays the animation stage dependent on the current count value.
39  sevSegLoad segs(count_val[2:0], display[6:0]);
40 endmodule
```

A.1.1.1. Counter

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  counter
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   modified counter module that will reset to a
12                 given value upon `reset_true`
13 *****/
14 module counter
15 #(parameter N, // bit size of the output
16  parameter M) // number to reset to upon `reset_true`
17 (input logic clk,
18  input logic reset_true,
19  input logic reset_count,
20  output logic[N-1:0] out);
21
22  //resets output to 0 upon reset_count
23  //resets output to M upon reset_true
24  //increments output otherwise
25  always_ff @(posedge clk, negedge reset_true, negedge reset_count) begin
26      if(!reset_true) out <= M;
27      else if (!reset_count) out <= 0;
28      else out <= out + 1;
29  end
30 endmodule
```


A.1.1.2. Comparator

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  comparator
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   Simple logic block that outputs true so long as
12                 the input is less than the M parameter
13 *****/
14 module comparator
15     #(parameter N, // size of the input
16       parameter M) // number being compared to
17     (input logic[N-1:0] a,
18      output logic a_lt_M);
19
20     assign a_lt_M = (a < M);
21 endmodule
```

A.1.1.3. Synchronizer

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  synchronizer
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   Aligns an asynchronous signal to the clock, at
12                 the expense of 2 clock cycles
13 *****/
14 module synchronizer
15     (input logic clk,
16      input logic d,
17      output logic q);
18
19     logic n1;
20     always_ff @(posedge clk) begin
21         n1 <= d;
22         q <= n1;
23     end
24 endmodule
```

A.1.1.4. Loading Animation

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  sevSegLoad
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   Seven segment decoder used to determine which
12                 stage of animation to display when loading
13 *****/
14 module sevSegLoad
15     (input logic[2:0] num,
16      output logic[6:0] display);
17     always_comb
18     case(num)
19         0: display<=7'b011_1111;
20         1: display<=7'b101_1111;
21         2: display<=7'b110_1111;
22         3: display<=7'b111_0111;
23         4: display<=7'b111_1011;
24         5: display<=7'b111_1101;
25         default: display<=7'b111_1110;
26     endcase
27 endmodule
```

A.1.2. Randomizer

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  randomizer
8  * Project Name:  ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   Randomizes number between 1 and 6
12 *****/
13 module randomizer
14 (input logic clk,
15  input logic set,
16  input logic rst,
17  output logic[2:0] out);
18
19  logic dff1;
20  logic dff2;
21  logic dff3;
22  logic dff4;
23
24  //will never give a 0, but will give a 7
25  always_ff@(posedge clk, negedge rst) begin
26    if(!rst) begin
27      dff1 <= 0;
28      dff2 <= 1;
29      dff3 <= 0;
30      dff4 <= 0;
31    end else begin
32      dff1 <= dff1 ^ dff3;
33      dff2 <= dff1;
34      dff3 <= dff2;
35      dff4 <= dff3;
36      if(dff2 == 1 && dff3 == 1 && dff4 == 0) begin //7 will be hit (iterate past it)
37        dff1 <= 1;
38        dff2 <= 0;
39        dff3 <= 1;
40        dff4 <= 1;
41      end
42    end
43  end
44  always_ff @(negedge set)
45    out[2:0] <= {dff4, dff3, dff2};
46 endmodule
```

A.1.3. Seven Segment Decoder

```
1  /*****
2  * Company:      Oregon State University
3  * Engineer:     Benjamin Anderson II
4  *
5  * Create Date:  11/27/2022
6  * Design Name:  Final
7  * Module Name:  sevSegHex
8  * Project Name: ECE_272_Final
9  * Target Devices: DE10-Lite
10 * Tool Versions: Quartus Prime 18.0
11 * Description:   A standard seven segment display decoder for
12                 hexadecimal numbers where the MSB is A, and the LSB is g.
13 *****/
14 module sevSegHex(input logic[3:0] data,
15                 output logic[6:0] segments);
16     always_comb
17     case(data)
18         4'h0: segments=7'b000_0001;
19         4'h1: segments=7'b100_1111;
20         4'h2: segments=7'b001_0010;
21         4'h3: segments=7'b000_0110;
22         4'h4: segments=7'b100_1100;
23         4'h5: segments=7'b010_0100;
24         4'h6: segments=7'b010_0000;
25         4'h7: segments=7'b000_1111;
26         4'h8: segments=7'b000_0000;
27         4'h9: segments=7'b000_1100;
28
29         4'hA: segments=7'b000_1000;
30         4'hB: segments=7'b110_0000;
31         4'hC: segments=7'b011_0001;
32         4'hD: segments=7'b100_0010;
33         4'hE: segments=7'b011_0000;
34         4'hF: segments=7'b011_1000;
35         default: segments=7'b111_1111;
36     endcase
37 endmodule
```

B. Simulation Files

```
1 quit -sim
2 vsim -gui -t ps -default_radix bin work.Final
3
4 # Inputs
5 add wave -divider Input:
6 add wave -color yellow clk rst set sw0 sw1 sw2 sw3 sw4 sw5
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color blue -radix unsigned seg0.currRand
11 add wave -color coral sevSeg0
12 add wave -color blue -radix unsigned seg1.currRand
13 add wave -color coral sevSeg1
14 add wave -color blue -radix unsigned seg2.currRand
15 add wave -color coral sevSeg2
16 add wave -color blue -radix unsigned seg3.currRand
17 add wave -color coral sevSeg3
18 add wave -color blue -radix unsigned seg4.currRand
19 add wave -color coral sevSeg4
20 add wave -color blue -radix unsigned seg5.currRand
21 add wave -color coral sevSeg5
22
23
24 # Initialize
25 force rst 1 0ps, 0 5ps, 1 10ps
26 force set 1 5ps, 0 10ps, 1 15ps, 0 20ps, 1 25ps
27 force clk 0 5ps, 1 10ps -r 10ps
28 force sw0 0 0ps
29 force sw1 0 0ps
30 force sw2 0 0ps
31 force sw3 0 0ps
32 force sw4 0 0ps
33 force sw5 0 0ps
34
35 ## FORCE SWITCHES
36
37 # Force Switch 0
38 force sw0 1 25ps
39 force set 0 50, 1 60ps
40 force sw0 0 60ps
41
42 # Force Switch 1
43 force sw1 1 75ps
44 force set 0 100, 1 110ps
45 force sw1 0 110ps
46
47 # Force Switch 2
48 force sw2 1 125ps
49 force set 0 150, 1 160ps
50 force sw2 0 160ps
51
52 # Force Switch 3
53 force sw3 1 175ps
54 force set 0 200, 1 210ps
55 force sw3 0 210ps
56
57 # Force Switch 4
58 force sw4 1 225ps
59 force set 0 250, 1 260ps
60 force sw4 0 260ps
61
62 # Force Switch 5
63 force sw5 1 275ps
64 force set 0 300, 1 310ps
65 force sw5 0 310ps
66
67 # Reset all switches
68 force rst 0 360ps, 1 365 ps
69 run 720ps
```

B.1. What To Display Simulation File

```
1 quit -sim
2 vsim -gui -t ps -default_radix bin work.whatToDisplay
3
4 # Inputs
5 add wave -divider Input:
6 add wave -color yellow clk rst set switch
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color blue -radix unsigned currRand
11 add wave -color coral display
12
13
14 # Force Values
15 force rst 1 0ps, 0 5ps, 1 10ps
16 force set 1 5ps, 0 10ps, 1 15ps, 0 20ps, 1 25ps
17 force switch 1 0ps
18 force clk 0 5ps, 1 10ps -r 10ps
19
20 force set 0 148ps, 1 160ps
21 force switch 0 150ps
22
23 force set 0 180ps, 1 190ps
24 force rst 0 360ps, 1 365ps
25
26 run 720ps
```

B.1.1. Loading Animation Simulation File

```
1 quit -sim
2 vsim -gui -t ps -default_radix bin work.displayLoad
3
4 # Inputs
5 add wave -divider Input:
6 add wave -color yellow clk rst
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color coral display
11
12
13 # Force Values
14 force rst 1 0ps, 0 5ps, 1 10ps
15 force clk 0 5ps, 1 10ps -r 10ps
16
17 run 1000ps
```

B.1.1.1. Counter Simulation Files

```
1 module testbench_counter();
2     logic      clk, reset_true, reset_count;
3     logic[3:0] out;
4
5     //instantiate DUT
6     counter #(4, 5) dut(clk, reset_true, reset_count, out[3:0]);
7 endmodule
```

```

1 quit -sim
2 vsim -gui -t ps -default_radix unsigned work.testbench_counter
3
4 # Inputs
5 add wave -divider Input:
6 add wave -color yellow clk reset_true reset_count
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color coral out
11
12
13 # Force Values
14 force reset_true 1 0ps, 0 5ps, 1 10ps
15 force reset_count 1 0ps, 0 60ps, 1 80ps
16 force clk 0 5ps, 1 10ps -r 10ps
17
18 force reset_true 0 240ps, 1 260ps
19
20 run 300ps

```

B.1.1.2. Comparator Simulation Files

```

1 module testbench_comparator();
2     logic[3:0] in;
3     logic      out;
4     comparator #(4, 10) dut(in[3:0], out); //compare against 10
5 endmodule

```

```

1 quit -sim
2 vsim -gui -t ps -default_radix unsigned work.testbench_comparator
3
4 # Inputs
5 add wave -divider Input:
6 add wave -color yellow in
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color coral out
11
12
13 # Force Values
14 force in 0 0ps
15 force in 1 5ps
16 force in 2 10ps
17 force in 3 15ps
18
19 force in 4 20ps
20 force in 5 25ps
21 force in 6 30ps
22 force in 7 35ps
23
24 force in 8 40ps
25 force in 9 45ps
26 force in 10 50ps
27 force in 11 55ps
28
29 force in 12 60ps
30 force in 13 65ps
31 force in 14 70ps
32 force in 15 75ps
33
34 run 80ps

```

B.1.1.3. Loading Animation Decoder Simulation Files

```
1 quit -sim
2 vsim -gui -t ps -default_radix bin work.sevSegLoad
3
4 # Inputs
5 add wave -divider Inputs:
6 add wave -color yellow num
7
8 # Outputs
9 add wave -divider Syncs:
10 add wave -color coral display
11
12 # Force Values
13
14 force num 000 0ps
15 force num 001 5ps
16 force num 010 10ps
17 force num 011 15ps
18
19 force num 100 20ps
20 force num 101 25ps
21 force num 110 30ps
22 force num 111 35ps
23
24 run 40ps
```

B.1.2. Random Number Generator Simulation File

```
1 quit -sim
2 vsim -gui -t ps -default_radix unsigned work.randomizer
3
4 # Inputs
5 add wave -divider Inputs:
6 add wave -color yellow clk set rst
7
8 # Outputs
9 add wave -divider Output:
10 add wave -color coral out
11
12 # Flip-Flop Values
13 add wave -divider FlipFlops
14 add wave -color green dff1 dff2 dff3 dff4
15
16 # Force Values
17 force rst 1 0ps, 0 5ps, 1 10ps
18 force clk 0 5ps, 1 10ps -r 10ps
19 force set 1 0ps, 0 8ps -r 10ps
20
21
22 run 300ps
```

B.1.3. Seven Segment Decoder Simulation File

```
1 quit -sim
2 vsim -gui -t ps -default_radix bin work.sevSegHex_
3
4 # Inputs
5 add wave -divider Inputs:
6 add wave -color yellow data
7
8 # Outputs
9 add wave -divider Syncs:
10 add wave -color coral segments
11
12 # Force Values
13
14 force data 0000 0ps
15 force data 0001 5ps
16 force data 0010 10ps
17 force data 0011 15ps
18
19 force data 0100 20ps
20 force data 0101 25ps
21 force data 0110 30ps
22 force data 0111 35ps
23
24 force data 1000 40ps
25 force data 1001 45ps
26 force data 1010 50ps
27 force data 1011 55ps
28
29 force data 1100 60ps
30 force data 1101 65ps
31 force data 1110 70ps
32 force data 1111 75ps
33
34 run 80ps
```