

CHAPTER 5 THE INSTRUCTION SET

5.1 WHAT THE INSTRUCTION SET IS

A computer, no matter how sophisticated, can do only what it is instructed to do. A program is a sequence of instructions, each of which is recognized by the computer and causes it to perform an operation. Once a program is placed in memory space that is accessible to your CPU, you may run that same sequence of instructions as often as you wish to solve the same problem or to do the same function. The set of instructions to which the 8085A CPU will respond is permanently fixed in the design of the chip.

Each computer instruction allows you to initiate the performance of a specific operation. The 8085A implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic instructions, conditional and unconditional branch instructions, and machine control instructions. The CPU recognizes these instructions only when they are coded in binary form.

5.2 SYMBOLS AND ABBREVIATIONS:

The following symbols and abbreviations are used in the subsequent description of the 8085A instructions:

SYMBOLS	MEANING
accumulator	Register A
addr	16-bit address quantity
data	8-bit quantity
data 16	16-bit data quantity
byte 2	The second byte of the instruction
byte 3	The third byte of the instruction
port	8-bit address of an I/O device
r,r1,r2	One of the registers A,B,C, D,E,H,L

DDD,SSS

The bit pattern designating one of the registers A,B,C,D, E,H,L (DDD = destination, SSS = source):

DDD or SSS	REGISTER NAME
111	Α
000	В
001	С
010	D
011	E
100	Н
101	L

rp

RP

rh

rl

One of the register pairs:

B represents the B,C pair with B as the high-order register and C as the low-order register;

D represents the D,E pair with D as the high-order register and E as the low-order register;

H represents the H,L pair with H as the high-order register and L as the low-order register;

SP represents the 16-bit stack pointer register.

The bit pattern designating one of the register pairs B,D,H,SP:

RP	PAIR
00	B-C
01	D-E
10	H-L
11	SP

DECICTED

The first (high-order) register of a designated register pair.

The second (low-order) register of a designated register pair.

^{*}All mnemonics copyrighted © Intel Corporation 1976.

PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP	16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
m ·	Bit m of the register r (bits are number 7 through 0 from left to right).
LABEL	16-bit address of subroutine.
	The condition flags:
Z	Zero
3	Sign
P	Parity
CY	Carry
4C	Auxiliary Carry
()	The contents of the memory location or registers enclosed in the parentheses.
-	"Is transferred to"
٨	Logical AND
∀-	Exclusive OR
\wedge	Inclusive OR
+	Addition
_	Two's complement subtraction
*	Multiplication
↔	"Is exchanged with"
	The one's complement (e.g., $\overline{(A)}$)
1	The restart number 0 through 7
NNN	The binary representation 000

The instruction set encyclopedia is a detailed description of the 8085A instruction set. Each nstruction is described in the following manner:

through 111 for restart number

0 through 7 respectively.


- The MCS-85 macro assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the first line.
- 2. The name of the instruction is enclosed in parentheses following the mnemonic.
- The next lines contain a symbolic description of what the instruction does.
- 1. This is followed by a narrative description of the operation of the instruction.

- 5. The boxes describe the binary codes that comprise the machine instruction.
- 6. The last four lines contain information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a conditional jump, both times are listed, separated by a slash. Next, data addressing modes are listed if applicable. The last line lists any of the five flags that are affected by the execution of the instruction.

5.3 INSTRUCTION AND DATA FORMATS


Memory used in the MCS-85 system is organized in 8-bit bytes. Each byte has a unique location in physical memory. That location is described by one of a sequence of 16-bit binary addresses. The 8085A can address up to 64K (K = 1024, or 2^{10} ; hence, 64K represents the decimal number 65,536) bytes of memory, which may consist of both random-access, read-write memory (RAM) and read-only memory (ROM), which is also random-access.

Data in the 8085A is stored in the form of 8-bit binary integers:



When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8085A, BIT 0 is referred to as the **Least Significant Bit (LSB)**, and BIT 7 (of an 8-bit number) is referred to as the **Most Significant Bit (MSB)**.

An 8085A program instruction may be one, two or three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instruction. The exact instruction format will depend on the particular operation to be executed.



5.4 ADDRESSING MODES:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8085A has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the high-order bits in byte 3).
- Register The instruction specifies the register or register pair in which the data is located.
- Register Indirect The instruction specifies a register pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair the low-order bits in the second).
- Immediate The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch institution, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

 Direct — The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.) Register Indirect — The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

5.5 CONDITION FLAGS:

There are five condition flags associated with the execution of instructions on the 8085A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry. Each is represented by a 1-bit register (or flip-flop) in the CPU. A flag is set by forcing the bit to 1; it is reset by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction

has the value 0, this flag is set;

otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the

value 1, this flag is set; otherwise it is reset.

wise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even

parity), this flag is set; otherwise it is reset (i.e., if the result

has odd parity).

Carry: If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise it

is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by

single-precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and in-

crements preceding a DAA (Decimal Adjust Accumulator)

instruction.

5.6 INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings. as follows:

- 1. Data Transfer Group Moves data between registers or between memory locations and registers. Includes moves. loads, stores, and exchanges. (See below.)
- 2. Arithmetic Group Adds, subtracts, increments, or decrements data in registers or memory. (See page 5-13.)
- 3. Logic Group ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 5-16.)
- 4. Branch Group Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 5-20.)
- 5. Stack, I/O, and Machine Control Group Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 5-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intellec® development systems.


5.6.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)

 $(r1) \leftarrow (r2)$

The content of register r2 is moved to register r1.



Cvcles:

States:

4 (8085), 5 (8080)

Addressing:

register


Flags:

none

MOV r. M (Move from memory)

 $(r) \leftarrow ((H) (L))$

The content of the memory location, whose address is in registers H and L, is moved to reaister r.



Cycles:

2 7 States:

Addressing:


reg. indirect

Flags: none

MOV M, r (Move to memory)

 $((H))(L)) \leftarrow (r)$

The content of register r is moved to the memory location whose address is in registers H and L.



Cycles:

2 7

States: Addressing:


reg. indirect

Flags: none

MVI r, data (Move Immediate)

(r) - (byte 2)

The content of byte 2 of the instruction is moved to register r.



Cycles:

2 7

States:


Addressing: immediate

Flags:

none

MVI M. data (Move to memory immediate) $((H)(L)) \leftarrow (byte 2)$

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles:

3

States:

10

Addressing:

immed./rea. indirect


Flags:

none

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3), (rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles:

3

States:

10

Addressing:


immediate

Flags: none

LDA addr (Load Accumulator direct)

 $(A) \leftarrow ((byte 3)(byte 2))$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: States:

4 13

Addressing:

direct


Flags:

none

STA addr (Store Accumulator direct)

((bvte 3)(bvte 2)) - (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.



Cvcles:

4

States: 13 Addressing: direct

Flags:


none

LHLD addr (Load H and L direct)

(L) - ((byte 3)(byte 2))

 $(H) \leftarrow ((byte 3)(byte 2) + 1)$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles:

States: Addressing: 16

Flags:


direct none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) - (L)

((byte 3)(byte 2) + 1) - (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles:

5

States:

16


Addressina:

direct

Flags: none

LDAX rp (Load accumulator indirect) $(A) \leftarrow ((rp))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D(registers D and E) may be specified.



2 Cycles: 7


States:

Addressing: rea. indirect Flags: none

STAX rp (Store accumulator indirect)

 $((rp)) \leftarrow (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D(registers D and E) may be specified.



Cvcles:

2 7 States:

Addressing: reg. indirect


Flags: none

XCHG

(Exchange H and L with D and E)

(H) ↔ (D) (L) ↔ (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: States:

Addressing: Flags:

register none

4

5.6.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

(A) - (A) + (r)

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: States:

1 4

Addressing:

register


Flags:

Z,S,P,CY,AC

ADD M (Add memory)

 $(A) \leftarrow (A) + ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

States: Addressing: 7


Flags:

reg. indirect Z,Š,P,CY,AC

(Add immediate) ADI data

(A) - (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2

States: Addressing:

immediate


Flags:

Z,S,P,CY,AC

ADC r (Add Register with carry)

 $(A) \leftarrow (A) + (r) + (CY)$

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

States:

4 register

1


Addressina: Flags:

Z,S,P,CY,AC

ADC M (Add memory with carry)

 $(A) \leftarrow (A) + ((H)(L)) + (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.



2 Cycles: 7


States: reg. indirect Addressing:

Z,Š,P,CY,AC Flags:

SUB M (Subtract memory)

 $(A) \leftarrow (A) - ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.




2 Cycles: 7 States:

Addressing: reg. indirect Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)

 $(A) \leftarrow (A) + (byte 2) + (CY)$

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: 2

7 States:

Addressing: immediate

Flags: Z,S,P,CY,AC SUI data (Subtract immediate) $(A) \leftarrow (A) - (byte 2)$

> The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2 7 States:


Addressing: immediate

Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

 $(A) \leftarrow (A) - (r)$


The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: States:

Addressing: Flags: register Z,Š,P,CY,AC SBB r (Subtract Register with borrow) $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: States:

Addressing: register Flags: Z,S,P,CY,AC

SBB M (Subtract memory with borrow) (A) - (A) - ((H)(L)) - (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




2 Cycles: States: 7

reg. indirect Addressing:

Flags: Z,S,P,CY,AC INR M (Increment memory)

 $((H)(L) \leftarrow ((H)(L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.



Cycles:

3 10 States:

Addressing: reg. indirect


Flags: Z,S,P,AC

SBI data

(Subtract immediate with borrow)

(A) - (A) - (byte 2) - (CY)

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




2 Cycles: States: 7

Addressing: immediate

Z,S,P,CY,AC Flags:

DCR r (Decrement Register)

 $(r) \leftarrow (r) - 1$ The content of register r is decremented by one. Note: All condition flags except CY are affected.



Cycles:

States:

4 (8085), 5 (8080)

Addressina:


register

Z,Š,P,AC Flags:

INR r (Increment Register)

 $(r) \leftarrow (r) + 1$

The content of register r is incremented by one. Note: All condition flags except CY are affected.



Cycles:

States:


4 (8085), 5 (8080)

Addressing: reaister

Flags: Z,S,P,AC DCR M (Decrement memory)

 $((H) (L)) \leftarrow ((H) (L)) - 1$

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.



Cycles:

3 10

States:

Addressing:

rea. indirect


Flags:

Z,S,P,AC

an XVII (Increment register pair)

 $(rh)(rl) \leftarrow (rh)(rl) + 1$

The content of the register pair rp is incremented by one. Note: No condition flags are affected.



Cycles:

States:

6 (8085), 5 (8080)

Addressing:


register

Flags: none

DCX rp (Decrement register pair)

 $(rh)(rl) \leftarrow (rh)(rl) - 1$

The content of the register pair rp is decremented by one. Note: No condition flags are affected.



Cycles:

States:


6 (8085), 5 (8080)

Addressing: reaister

> Flags: none

DAD rp (Add register pair to H and L) $(H)(L) \leftarrow (H)(L) + (rh)(rl)$

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.



Cycles:

3

States: 10 Addressing:

Flags:

register


CY

DAA

(Decimal Adjust Accumulator) The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

- 1. If the value of the lease significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9. or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.



Cycles: 1

States:

Flags: Z,S,P,CY,AC

5.6.3 Logical Group


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)

 $(A) \leftarrow (A) \wedge (r)$

The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).



1 Cycles:

States: 4


Addressing:

reaister Flags: Z,S,P,CY,AC

ANA M (AND memory)

 $(A) \leftarrow (A) \land ((H) (L))$

The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the constitution in the accumulates. The result is present in the accumulates. The CY flag is pleased and AC is set to the OR log of bits 3 of the appreciate (8080).



Cycles:


States: 7

Addressing: reg. indirect Flags: Z,S,P,CY,AC

ANI data (AND immediate)

 $(A) \leftarrow (A) \land (byte 2)$

The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).




Cycles: 2 States: 7

Addressing: immediate Flags: Z,S,P,CY,AC

XRA (Exclusive OR Register)
(A) — (A) to

The political of register r is exclusive OR'd with the doment of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleated.



Cycles: 1 States: 4


Addressing: register

Flags: Z,S,P,CY,AC

XRA M (Exclusive OR Memory)

 $(A) \leftarrow (A) \forall ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

2

States: Addressing:

reg. indirect


Flags:

Z,Š,P,CY,AC

XRI data (Exclusive OR immediate)

 $(A) \leftarrow (A) \forall (byte 2)$

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2 States: 7

Addressing: immediate Flags: Z,S,P,CY,AC

ORA r (OR Register)

 $(A) \leftarrow (A) \lor (r)$

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1

States: 4

Addressing: Flags:


register Z,S,P,CY,AC

ORA M

(OR memory)

 $(A) \leftarrow (A) \lor (H) (L)$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

States: 7

Addressing: reg. indirect Flags: Z,S,P,CY,AC


2

ORI data

(OR Immediate)

 $(A) \leftarrow (A) \lor (byte 2)$

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared..



Cvcles: States: 2

Addressing:

immediate

Flags:


Z,S,P,CY,AC

CMP r

(Compare Register)

(A) - (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A)< (r).



1

4

Cycles:

States:

Addressing:


Flags:

register Z,S,P,CY,AC

CMP M (Compare memory)

(A) - ((H)(L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H)(L)).



Cycles:

7 States: Addressing:


req. indirect Flags: Z,S,P,CY,AC

2

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



2 Cycles: 7 States:

Addressing: immediate


Flags: Z.S.P.CY.AC

RLC (Rotate left)

$$(A_{n+1}) \leftarrow (A_n) ; (A_0) \leftarrow (A_7)$$

 $(CY) \leftarrow (A_7)$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.



Cycles: States: 4 CY Flags:


RRC

(Rotate right) $(A_n) \leftarrow (A_{n+1}); (A_7) \leftarrow (A_0)$

 $(CY) \leftarrow (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the

CY flag is affected.



Cycles:

States:

Flags: CY


RAL

(Rotate left through carry)

 $(A_{n+1})-(A_n)$, $(CY)-(A_7)$

 $(A_0)-(CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles:

1 States: 4

CY Flags:


RAR

(Rotate right through carry)

 $(A_n) \leftarrow (A_{n+1}); (CY) \leftarrow (A_0)$

 $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.



Cycles:

States:


Flags:

CMA

(Complement accumulator)

 $(A) \leftarrow (\overline{A})$

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.



Cycles:

4

States:

Flags:


none

CMC

(Complement carry)

The CY flag is complemented. No other

flags are affected.



Cycles:

States:

4


Flags: CY

STC

(Set carry)

 $(CY) \leftarrow 1$ The CY flag is set to 1. No other flags are

affected.



Cycles:

1

States:

Flags: CY

5.6.4 Branch Group

This group of instructions alter normal sequential program flow.


Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

COND	ITION	CCC
NZ —	not zero $(Z = 0)$	000
Z —	zero $(Z = 1)$	001
NC —	no carry (CY = 0)	010
c —	carry (CY = 1)	011
PO —	parity odd $(P=0)$	100
PE —	parity even $(P = 1)$	101
P	plus $(S = 0)$	110
М —	minus $(S = 1)$	111

JMP addr (Jump) (PC) ← (byte 3) (byte 2)

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles: 3

States: 10

Addressing: immediate


Flags: none

Jcondition addr (Conditional jump)

If (CCC),

 $(PC) \leftarrow (byte 3) (byte 2)$

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.




Cycles: 2/3 (8085), 3 (8080) States: 7/10 (8085), 10 (8080)

Addressing: immediate Flags: none

CALL addr (Call) ((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL) (SP) ← (SP) - 2 (PC) ← (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles: 5

States: 18 (8085), 17 (8080)

Addressing: immediate/ reg. indirect

Flags: none

Ccondition addr (Condition call)


If (CCC),

 $((SP) - 2) \leftarrow (PCL)$

 $(SP) \leftarrow (SP) = 2$

(PC) - (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 2/5 (8085), 3/5 (8080)

States:

9/18 (8085), 11/17 (8080)


Addressing:

immediate/ reg. indirect

Flags: none

RET (Return) $(PCL) \leftarrow ((SP));$ (PCH) - ((SP) + 1);(SP) - (SP) + 2;

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles:

3

States:

10

Addressing:

rea. indirect none

Flags:

Rcondition (Conditional return)


If (CCC),

 $(PCL) \leftarrow ((SP))$ $(PCH) \leftarrow ((SP) + 1)$

 $(SP) \leftarrow (SP) + 2$

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control

continues sequentially.



Cycles:


States: 6/12 (8085), 5/11 (8080)

Addressina: rea. indirect

Flags: none

RST n (Restart) $((SP) - 1) \leftarrow (PCH)$ $((SP) - 2) \leftarrow (PCL)$ $(SP) \leftarrow (SP) - 2$ $(PC) \leftarrow 8 * (NNN)$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.




Cycles:

12 (8085), 11 (8080) States:

Addressina: rea. indirect

Flags: none




Program Counter After Restart

PCHL

(Jump H and L indirect — move H and L to PC)

(PCH) ← (H) (PCL) ← (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1

States: 6 (8085), 5 (8080)

Addressing: register Flags: none


5.6.5 Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push) ((SP) - 1) \leftarrow (rh) ((SP) - 2) \leftarrow (rl) ((SP) \leftarrow (SP) - 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.



Cycles: 3

States: 12 (8085), 11 (8080)

Addressing: reg. indirect

Flags: none

PUSH PSW (Push processor status word)


$$((SP) - 1) \leftarrow (A)$$

 $((SP) - 2)_0 \leftarrow (CY)$, $((SP) - 2)_1 \leftarrow X$
 $((SP) - 2)_2 \leftarrow (P)$, $((SP) - 2)_3 \leftarrow X$

$$((SP) - 2)_4 \leftarrow (AC), ((SP) - 2)_5 \leftarrow X$$

$$((SP) - 2)_6 - (Z)$$
, $((SP) - 2)_7 - (S)$
 $(SP) - (SP) - 2$ X: Undefined.

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.




Cycles: 3

States: 12 (8085), 11 (8080)

Addressing: reg. indirect

Flags: none

FLAG WORD




X: undefined

POP rp (Pop)

 $(rl) \leftarrow ((SP))$ $(rh) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.



Cycles:

3 10

States: Addressing:

reg.indirect

Flags:


none

POP PSW

(Pop processor status word)

 $(CY) \leftarrow ((SP))_0$ (P) ← ((SP))₂ (AC) ← ((SP))₄ $(Z) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



Cvcles: States:

3 10

Addressina: Flags: rea. indirect


Z,S,P,CY,AC

XTHL

(Exchange stack top with H and L)

(L) ↔ ((SP)) $(H) \leftrightarrow ((SP) + 1)$

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.



Cycles:

States:


16 (8085), 18 (8080)

Addressing: rea. indirect

Flags: none SPHL (Move HL to SP)

 $(SP) \leftarrow (H)(L)$

The contents of registers H and L (16 bits) are moved to register SP.



Cvcles:


States: 6 (8085), 5 (8080)

Addressing: register Flags: none

IN port

(Input)

(A) - (data) The data placed on the eight bit bidirectional data bus by the specified port is moved to register A.



Cycles:

3

States:

10

Addressing:


Flags:

direct none

OUT port (Output)

(data) - (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles:

States:

10

Addressing:

direct


Flags:

none



(Enable interrupts)

The interrupt system is enabled following the execution of the next instruction. Interrupts are not recognized during the El instruction.



Cycles:

States: 4

Flags: none


1

NOTE: Placing an El instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

DI

(Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction. Interrupts are not recognized during the DI instruction.



Cycles:

1 4

States: Flags:


none

NOTE: Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

HLT

(Halt)

The processor is stopped. The registers and flags are unaffected. (8080) A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information. (8085)




Cycles: 1 + (8085), 1 (8080) States: 5 (8085), 7 (8080)

Flags: none

NOP

(No op)

No operation is performed. The registers and flags are unaffected.



Cycles:

1 4


States: 4
Flags: none

RIM (Read Interrupt Masks) (8085 only)

The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM Instruction.)



Cycles:

1 4

States:

Flags: none


SIM (Set Interrupt Masks) (8085 only)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0. 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN. by a SIM Instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



8080A/8085A INSTRUCTION SET INDEX Table 5-1

		,				
ins	truction	Code	Bytes	T St 8085A	ates 8080A	Machine Cycles
ACI	DATA	CE data	2	7	7	F R
ADC	REG	1000 1SSS	1	4	4	. " F
ADC	M	8E	'	7	7	r FR
ADD	REG	1000 0SSS	1	4	4	, '' F
ADD	M	86	1	7	7	F R
ADI	DATA	C6 data	2	7	7	FR
ANA	REG	1010 0888	1	4	4	F '
ANA	M	A6	1	7	7	F R
ANI	DATA	F6 data	,	7	7	F R
CALL	LABEL	CD addr	3	18	17	SRRWW*
CC	LABEL	DC addr	3	9/18	11/17	SR•/SRRWW*
CM	LABEL	FC addr	3	9/18	11/17	SR•/SRRWW*
CMA	LABEL	2F	1	4	4	F
CMC		3F	1	4	4	l' IF
CMP	REG	1011 1888	1	4	4	ľ _F
CMP	M	BE	ľ	7	7	l' FR
CNC	LABEL	D4 addr	3	9/18	11/17	S R • / S R R W W*
CNZ	LABEL	C4 addr	3	9/18	11/17	S R•/S R R W W*
CP	LABEL	F4 addr	3	9/18	11/17	SR•/SRRWW*
CPE	LABEL	EC addr	3	9/18	11/17	SR•/SRRWW*
CPI				7	ŀ	FR
	DATA	FE data	2	9/18	7	Irn ISR•/SRRWW*
CPO CZ	LABEL LABEL	E4 addr CC addr	3	9/18	11/17	SR•/SRRWW*
1	LABEL		_	-,		F
DAA	0.0	27	1	4	4	l'
DAD	RP	00RP 1001	1	10	10	FBB F*
DCR	REG	00SS S101	1	4	5	FRW
DCR	M RP	35 00RP 1011	1	10	10	S*
DI	KP	F3	1	6	5 4	F
EI		FB		4	4	F
HLT		76	1	5	7	F B
IN	PORT	DB data	'2	10	10	FRI
INR	REG	00SS S100	1	4	5	F*
INR	M	34	;	10	10	r FRW
INX	RP	00RP 0011	'	6	5	s*
JC	LABEL	DA addr	3	7/10	10	F R/F R R [†]
JM	LABEL	FA addr	3	7/10	10	F R/F R R [†]
JMP	LABEL	C3 addr	3	10	10	F R R
JNC	LABEL	D2 addr	3	7/10	10	FR/FRR [†]
JNZ	LABEL	C2 addr	3	7/10	10	FR/FRR†
JIVZ	LABEL	F2 addr	3	7/10	10	FR/FRR†
JPE	LABEL	EA addr	3	7/10	10	F R/F R R [†]
JPE	LABEL	EA addr	3	7/10	10	F R/F R R [†]
JZ	LABEL	CA addr	3	7/10	10	F R/F R R [†]
ı					1	
LDA	ADDR RP	3A addr	3	13 7	13	FRRR
LDAX		000X 1010	1 3			FR
LHLD	ADDR	2A addr	1 3	16	16	FRRRR

Ins	truction	Code	Bytes	T St	tes 8080A	Machine Cycles
LXI	RP,DATA16	00RP 0001 data16	3	10	10	FRR
MOV	REG,REG	O1DD DSSS	1	4	5	F*
MOV	M,REG	0111 0SSS	1	7	7	FW
MOV	REG,M	01DD D110	1	7	7	FR
MVI	REG,DATA	00DD D110 data	2	7	7	F R
MVI	M,DATA	36 data	2	10	10	F R W
NOP	111,57174	00	1	4	4	F
ORA	REG	1011 0SSS	1	4	4	F
ORA	M	B6	1	7	7	F R
ORI	DATA	F6 data	2	7	7	F R
OUT	PORT	D3 data	2	10	10	FRO
PCHL	10111	E9	1	6	5	s*
POP	RP	11RP 0001	1	10.	10	FRR
PUSH	RP	11RP 0101	1	12	11	SWW*
RAL	nr	17	1	4	4	F
RAR		1F	1	4	4	F
RC		D8	1	6/12	5/11	S/S R R*
RET		C9	1	10	10	FRR
	0EA!\	20	1	4	-	F
	85A only)	07	1	4	4	F
RLC		67 F8		6/12	5/11	l .
RNC		D0	'	6/12	5/11	S/S R R* S/S R R*
RNZ		CO	'	6/12		S/S R R*
RP		F0	'	6/12	5/11 5/11	S/S R R*
RPE		E8	'	6/12	5/11	S/S R R*
RPO		E0	1	6/12	5/11	S/S R R*
RRC		OF	'	4	4	5/5 n n F
RST	N	11XX X111	'1	12	11	S W W*
RZ	14	C8	'1	6/12	5/11	S/S R R*
SBB	REG	1001 1SSS		4	4	F F
SBB	M	9E		7	7	FR
SBI	DATA	DE data	2	7	7	FR
SHLD	ADDR	22 addr	3	16	16	FRRWW
	35A only)	30	1	4		F
SPHL	JUA UNITY	F9	1	6	5	s*
STA	ADDR	32 addr	3	13	13	FRRW
STAX	RP	000X 0010	1	7	7	FW FW
STC	nr	37	1	4	4	F
SUB	REG	1001 0SSS	1	4	4	F
SUB	M	96	1	7	7	F R
SUI	DATA	D6 data	2	',	7	FR
XCHG	DAIA	EB Cata	1	4	4	F
XRA	REG	1010 1SSS	1	4	4	F
XRA	M	AE	1	7	7	F R
XRI	DATA	EE data	2	,	7	FR
XTHL	אחות	E3	1	16	18	FRRWW
^ '		"	l '	"	10	

Machine cycle types:

Four clock period instr fetch

Six clock period instr fetch

Memory read

I/O read

Memory write I/O write

В Bus idle

Variable or optional binary digit

Binary digits identifying a destination register B = 000, C = 001, D = 010 Memory = 110

SSS Binary digits identifying a source register E = 011, H = 100, L = 101 A = 111

BC = 00, HL = 10 RP Register Pair

DE = 01, SP = 11

^{*}Five clock period instruction fetch with 8080A.

[†]The longer machine cycle sequence applies regardless of condition evaluation with 8080A. •An extra READ cycle (R) will occur for this condition with 8080A.

^{*}All mnemonics copyrighted © Intel Corporation 1976.

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

ОР		ОР		OP CODE			ОР			OP	l		OP			
CODE	MNEMONIC	CODE	CODE MNEMONIC		MNEM	ONIC	CODE	MNEM	ONIC	CODE	MNEM	DNIC	CODE	MNEM	ONIC	
00	NOP	2B	DCX H	56	моч	D,M	81	ADD	С	AC	XRA	Н	D7	RST	2	
. 01	LXI B,D16	2C	INR L	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC		
02	STAX B	2D	DCR L	58	MOV	E,B	83	ADD	Ε	AE	XRA	M	D9	_	1	
03	INX B	2E	MVI L,D8	59	MOV	E,C	84	ADD	Н	AF	XRA	A	DA	JC .	Adr	
04	INR B	2F	CMA	5A	MOV	E,D	85	ADD	L	В0	ORA	В	DB	IN	D8	
05	DCR B	30	SIM	5B	MOV	E,E	86	ADD	M	B1	ORA	С	DC	cc	Adr	
06	MVI B,D8	31	LXI SP,D16	5C	MOV	E,H	87	ADD	A	B2	ORA	D	DD	SBI		
07	RLC	32	STA Adr	5D	MOV	E,L	88	ADC	В	B3	ORA	E H	DE DF	RST	D8 3	
08	DAD B	33 34	INX SP INR M	5E 5F	MOV	E,M	89 8A	ADC	C C	B4 B5	ORA	. H - L	E0	RPO	3	
09	DAD B	35	1	60	MOV MOV	E,A H,B	8B	ADC	E	B6	ORA	M	E1	POP	н.	
OA OB	DCX B	36	DCR M MVI M,D8	61	MOV	H,C	8C	ADC	Н	B7	ORA	A	E2	JPO	Adr	
0C	INR C	37	STC	62	MOV	H,D	8D	ADC	L	B8	CMP	В	E3	XTHL	Au	
0D	DCR C	38	-	63	MOV	H,E	8E	ADC	M	B9	CMP	C	E4	CPO	Adr	
OE	MVI C.D8	39	DAD SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D	E5	PUSH	H	
OF	RRC	3A	LDA Adr	65	MOV	H,L	90	SUB	В	BB	CMP	E	E6	ANI	D8	
10	_	3B	DCX SP	66	MOV	H,M	91	SUB	c	BC	CMP	Н	E7	RST	4	
11	LXI D.D16		INR A	67	MOV	H,A	92	SUB	D	BD	CMP	Ë	E8	RPE	·	
12	STAX D	3D	DCR A	68	MOV	L,B	93	SUB	E	BE	CMP	M	E9	PCHL	- 1	
13	INX D	3E	MVI A,D8	69	MOV	L,C	94	SUB	н	BF	CMP	Α	EA	JPE	Adr	
14	INR D	3F	СМС	6A	MOV	L,D	95	SUB	L	C0	RNZ		EB	XCHG		
15	DCR D	40	MOV B,B	6B	MOV	L,E	96	SUB	M	C1	POP	В	EC	CPE	Adr	
16	MVI D,D8	41	MOV B,C	6C	MOV	L,H	97	SUB	Α	C2	JNZ	Adr	ED	_		
17	RAL	42	MOV B,D	6D	MOV	L,L	98	SBB	В	СЗ	JMP	Adr	EE	XRI	D8	
18	_	43	MOV B,E	6E	MOV	L,M	99	SBB	С	C4	CNZ	Adr	EF	RST	5	
19	DAD D	44	моу в,н	6F	MOV	L,A	9A	SBB	D	C5	PUSH	В	F0	RP		
1A	LDAX D	45	MOV B,L	70	MOV	M,B	9B	SBB	E	C6	ADI	D8	F1	POP	PSW	
1B	DCX D	46	MOV B,M	71	MOV	M,C	9C	SBB	Н	C7	RST	0	F2	JP	Adr	
1C	INR E	47	MOV B,A	72	моч	M,D	9D	SBB	L	C8	RZ		F3	DI		
1D	DCR E	48	MOV C,B	73	MOV	M,E	9E	SBB	M	C9	RET	Adr	F4	CP	Adr	
1 E	MVI E,D8	49	MOV C,C	74	MOV	M,H	9F	SBB	Α	CA	JZ		F5	PUSH	PSW	
1 F	RAR	4A	MOV C,D	75	моч	M,L	A0	ANA	В	СВ			F6	ORI	D8	
20	RIM	4B	MOV C,E	76	HLT		A1	ANA	С	cc	CZ	Adr	F7	RST	6	
21	LXI H,D16	4C	MOV C,H	77	MOV	M,A	A2	ANA	D	CD	CALL	Adr	F8	RM	- 1	
22	SHLD Adr	4D	MOV C,L	78	MOV	A,B	А3	ANA	E	CE	ACI	D8	F9	SPHL		
23	INX H	4E	MOV C,M	79	MOV	A,C	A4	ANA	Н	CF	RST	1	FA	JM	Adr	
24	INR H	4F	MOV C,A	7A	MOV	A,D	A5	ANA	L	D0	RNC	_	FB	EI		
25	DCR H	50	MOV D,B	7B	MOV	A,E	A6	ANA	М	D1	POP	D	FC	СМ	Adr	
26	MVI H,D8	51	MOV D,C	7C	MOV	A,H	A7	ANA	A	D2	JNC	Adr	FD	-		
27	DAA	52	MOV D,D	7D	MOV	A,L	A8	XRA	В	D3	OUT	D8	FE	CPI	D8	
28		53	MOV D,E	7E	MOV	A,M	A9	XRA	С	D4	CNC	Adr	FF	RST	7	
29	DAD H	54	MOV D,H	7F	MOV	A,A	AA	XRA	D	D5	PUSH	D	ŀ			
2A	LHLD Adr	55	MOV D,L	80	ADD	В	AB	XRA	Е	D6	SUI	D8		<u></u>		

D8 = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

Adr = 16-bit address.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

^{*}All mnemonics copyrighted © Intel Corporation 1976.

8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING Table 5-3

Mnomoric	Description	D-	D-		Iction			D-	0-	Oor-	Mnomon!-	Description	ρ-	n-		uction			D-	n.	p.
Anemonic	Description	07	D6	D ₅	D4	D3	D ₂	D ₁	00	Page	Mnemonic	Description	D7	D ₆	D ₅	D ₄	D3	D ₂	D ₁	DO	Page
•	DAD, AND STORE	_		_	_	_		_	_						_		_		_	_	
MOVr1 r2 MOV M,r	Move register to register	0	1	D 1	D 1	D 0	S S	S S	S S	5-4 5-4	CZ	Call on zero	1 1	1	0	0	1 0	1	0	0	5-14
MOV M.I MOV r.M	Move register to memory Move memory to register	0	1	D	D	D	ა 1	1	0	5-4	CNZ CP	Call on no zero Call on positive	1	1	1	1	0	1	0	0	5-14 5-14
MVIr	Move immediate register	0	0	D	D	D	1	1	0	5-4	CM	Call on minus	i	i	1	i	1	i	0	0	5-14
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	5-4	CPE	Call on parity even	1	1	1	0	1	1	0	0	5-14
LXI B	Load immediate register	0	0	0	0	0	0	0	1	5-5	CPO	Call on parity odd	1	1	1	0	0	1	0	0	5-14
	Pair B & C										RETURN										
LXID	Load immediate register	0	0	0	1	0	0	0	1	5-5	RET	Return	1	1	0	0	1	0	0	1	5-14
LXI H	Pair D & E Load immediate register	0	0	1	0	0	0	0	1	5-5	RC	Return on carry	1	1	0	1	1	0	0	0	5-14
LAIN	Pair H & L	U	Ü		U	U	U	U	'	0.0	RNC	Return on no carry	1	1	0	1	0	0	0	0	5-14
STAX B	Store A indirect	0	0	0	0	0	0	1	0	5-6	RZ	Return on zero	1	1	0	0	1	0	0	0	5-14
STAX D	Store A indirect	0	0	0	1	0	0	1	0	5-6	RNZ RP	Return on no zero	1	1	0	0	0	0	0	0	5-14 5-14
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	5-5	RM	Return on positive	1	1	1	1	1	0	0	0	5-14
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	5-5	RPE	Return on minus Return on parity even	1	1	1	0	1	0	0	0	5-14
STA	Store A direct	0	0	1	1	0	0	1	0	5-5	RPO	Return on parity odd	i	1	1	0	0	0	0	0	5-14
LDA	Load A direct	0	0	1	1	1	0	1	0	5-5	RESTART	,									
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	5-5	RST	Restart	1	1	Α	Α	Α	1	1	1	5-14
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	5-5	INPUT/OU										
XCHG	Exchange D & E. H & L Registers	1	1	1	0	1	0	1	1	5-6	IN	Input	1	1	0	1	1	0	1	1	5-16
STACK OI	-										OUT	Output	1	1	0	1	0	0	1	1	5-16
PUSH B	Push register Pair B &	1	1	0	0	0	1	0	1	5-15	INCREME	NT AND DECREMENT									
	C on stack										INR r	Increment register	0	0	D	D	D	1	0	0	5-8
PUSH D	Push register Pair D &	1	1	0	1	0	1	0	1	5-15	DCR r	Decrement register	0	0	D	D	D	1	0	1	5-8
	E on stack		_		_	_					INR M	Increment memory	0	0	1	1	0	1	0	0	5-8
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	5-15	DCRM	Decrement memory	0	0	1	1	0	1	0	1	5-8
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	5-15	INX B	Increment B & C registers	0	0	0	0	0	0	1	1	5-9
POP B	Pop register Pair B &	1	1	0	0	0	0	0	1	5-15	INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5-9
POP D	C off stack Pop register Pair D &	1	1	0	1	0	0	0	1	5-15	INXH	Increment H & L registers	0	0	1	0	0	0	1	1	5-9
POP H	E off stack	1	1	1	0	0	0	0	1	E 1E	DCX B	Decrement B & C	0	0	0	0	1	0	1	1	5-9
10111	Pop register Pair H & L off stack	•	•	•	U	U	U	U	'	5-15	DCX D	Decrement D & E	0	0	0	1	1	0	1	1	5-9
POP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	5-15	DCX H	Decrement H & L	0	0	1	0	1	0	1	1	5-9
	off stack										ADD										
XTHL	Exchange top of	1	1	1	0	0	0	1	1	5-16	ADDr	Add register to A	1	0	0	0	0	S	\$	S	5-6
CDILL	stack, H & L							•		F 40	ADC r	Add register to A	1	0	0	0	1	S	S	S	5-6
SPHL LXI SP	H & L to stack pointer	1 0	1 0	1	1	1 0	0	0	1	5-16 5-5	ADD M	with carry Add memory to A	1 -	0	C	0	0	1	1	0	5-6
LAISE	Load immediate stack pointer	U	u	,	•	U	U	U	,	0-0	ADC M	Add memory to A	1	0.	0	0	1	1	1	0	5-7
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5-9	7150	with carry	•	ŭ	·	·			•	Ü	٠,
DCX SP	Decrement stack	0.	0	1	1	1	0	1	1	5-9	ADI	Add immediate to A	1	1	0	0	0	1	1	0	5-6
	pointer										ACI	Add immediate to A	1	1	0	0	1	1	1	0	5-7
JUMP												with carry									
JMP	Jump unconditional	1	1	0	0	0	0	1	1	5-13	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	5-9
JC	Jump on carry	1	1	0	1	1	0	1	0	5-13	DADD	Add D & E to H & L	0	0	0	1	1	0	0	1	5-9
JNC	Jump on no carry	1	1	0	1	0	0	1	0	5-13	DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	5-9
JZ	Jump on zero	1	1	0	0	1	0	1	0	5-13	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	5-9
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	5-13	SUBTRAC										
JP	Jump on positive	1	1	1	1	0	0	1	0	5-13	SUBr	Subtract register	1	0	0	1	0	s	·s	s	5-7
JM	Jump on minus	1	1	1	1	1	0	1	0	5-13	0001	from A	'	J	J	1	J	J	J	3	J-1
JPE	Jump on parity even	1	1	1	0	1	0	1	0	5-13	SBB r	Subtract register from	1	0	0	1	1	S	S	S	5-7
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	5-13		A with borrow									
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5-15	SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	5-7
CALL					•			•		r 40	SBB M	Subtract memory from	1	0	0	1	1	1	1	0	5-8
	Call unconditional	1	1	0	0.	1	1	0	1	5-13		A with borrow									
CALL CC	Call on carry	1	1	0	1	1	1	0	0	5-14	SUI	Subtract immediate	1	1	0	1	0	1	1	0	5-7

^{*}All mnemonics copyrighted © Intel Corporation 1976.

8085A INSTRUCTION SET SUMMARY (Cont'd) Table 5-3

				Instru	ction	Code	(1)						Instruction Code (1)									
Mnemonic	Description	D7	D ₆	05	D4	D3	D ₂	01	DO	Page	Mnemonic	Description	D7	D6	05	D4	D3	D2	D ₁	DO	Page	
SBI	Subtract immediate	1	1	0	1	1	1	1	0	5-8	RRC	Rotate A right	0	0	0	0	1	1	1	1	5-12	
	from A with borrow										RAL	Rotate A left through	0	0	0	1	0	1	1	1	5-12	
LOGICAL												carry										
ANA r ′	And register with A	1	0	1	0	0	S	S	S	5-9	RAR	Rotate A right through	0	0	0	1	1	1	1	1	5-12	
XRA r	Exclusive OR register with A	1	0	1	0 -	1	S	S	S	5-10		carry										
ORAr	OR register with A	1	0	1	1	0	S	s	S	5-10	SPECIAL	S										
CMP r	Compare register with A	1	0	1	1	1	S	S	S	5-11	CMA	Complement A	0	0	1	0	1	1	1	1	5-12	
ANA M	And memory with A	1	0	1	n	0	1	1	0	5-10	STC	Set carry	0	0	1	1	0	1	1	1	5-12	
XRA M	Exclusive OR memory	1	n	1	0	1	1	1	0	5-10	CMC	Complement carry	0	0	1	1	1	1	1	1	5-12	
741174 111	with A	•	Ů		Ů		,	•	Ū	0.10	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	5-9	
ORA M	OR memory with A	1	0	1	1	0	1	1	0	5-11	CONTRO	1										
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	5-11												
ANI	And immediate with A	1	1	1	0	0	1	1	0	5-10	EI	Enable Interrupts	1	1	1	1	1	0	1	1	5-17	
XRI	Exclusive OR immediate	1	1	1	0	1	1	1	0	5-10	DI	Disable Interrupt	1	1	1	1	0	0	1	1	5-17	
	with A										NOP	No-operation	0	0	0	0	0	0	0	0	5-17	
ORI	OR immediate with A	1	1	1	1	0	1	1	0	5-11	HLT	Halt	0	1	1	1	0	1	1	0	5-17	
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	5-11	NEW 808	5A INSTRUCTIONS										
ROTATE											RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	5-17	
RLC	Rotate A left	0	0	0	0	0	1	1	1	5-11	SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	5-18	

NOTES: 1. DDS or SSS: B 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111.

^{2.} Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.

^{*}All mnemonics copyrighted © Intel Corporation 1976.