IC设计基础实验

Lab1:Lab Environment

- Lab1:Basic Synthesis Design Flow
- ●开始前:
 - ○从桌面登入虚拟机,注意要求进入全屏 状态,否则容易导致死机等未知情况!
 - OLogin as student:student

Lab1-1:Basic Synthesis Design Flow

```
1.右键新建一个终端:
```

\$ Im

启动许可,需要一分钟左右,请等待;

- 2. 改变目录到SYNOPSYS/lab1
 - \$ cd / SYNOPSYS/lab1
- 3.启动design_vision前,检查是否存在一个文件".synopsys_dc.setup"(右键新建一个终端:)
 - \$ Is -la .sysnopsys_dc.setup
 - \$ more .sysnopsys_dc.setup
 - \$ dv


随后会启动一个图形界面, 请稍候

4.读入"lab1.v": 使用主菜单"File/Read"读取"lab1.v", 存在什么问题?

Find error



4.#Use#\man #error_no" in#dc_shell-xg-t




S.S. WANG / 2008.07 # Lab 1 - 5

Fix the error



- 5. Modify the #\'lab1.v' to fix the error (You can use #vi or other text editor)#
- 6. Read the file#\lab1.v' again to see if there still have any error message# or warning message. If exists, what is the error or warning # ?#
- 7. Look up this error and modify the #lab1.v" again.




Synthesis Your Design

CIC

8. Compile the design#


Use the #dv menu bar #\ Design/Compile Design# to synthesize your # design. After synthesis, look at the hierarchy view, what happened? # One more #\ Iab1_DW01_add_0" appears. Why does this # Iab1_DW01_add_0 appear? #______



Create Design Schematic




- 9. "Create Design Schematic" to see the result after synthesis. How# many adders are there used after synthesizing? _____#
- 10. Choose the Ref named#`*lab1_DW01_add_0'*,#`Create Design#
 Schematic" to see the structure of this adder. What type of the adder#
 is synthesized#- *cla* or#*ripple* or other form? _____#




Report#- timing & area & resources



- 11. To select the # lab1". Use # Design/Report Design Resources" to # see what type of adder is used by design compiler?
- 12. Use the #dv menu bar #\ Design/Report Area # and #\ Timing/Report # Timing # to see the #timing & area.






S.S. WANG / 2008.07


Lab 1 **-** 9


Set Timing Constraints



13. In the#`Symbol View', choose all input and output ports and in the#dv menu bar, choose#"Attributes/Optimization Constraints/Timing#
Constraints#' → Set the#`Maximum Delay" to 1 , then repeat the#
step 8-12









14.#**Create Design Schematic**" of adder to see the structure of this# adder. What is this adder synthesized#- *cla* or#*ripple* or#*bk* or#**pparch** or other implementation form? ______. What causes this?#

15. How can I change this adder to #cla structure?



S.S. WANG / 2008.07

S.S. WANG / 2008.07



Report#- timing & area & resources



Lab 1 - 11

Lab 1 - 12

- 16." Design/Report Design Resources" to see what type of adder is# used by DC? _____
- 17. "Design/Report Area#&#Timing/Report Timing#", is there any# difference with #step12# area=_____, timing= _____

Poirt Path Inch Report : area input external delay 0.0000 0.0000 f Design : lab1 sel (in) 0.0000 0.0000 +Version: X-2005.09-SP4-2 Set (11) U32/0 (INVX6) U37/0 (A022X1) r248/B[1] (lab1_DW01_add_0) r248/U9/0 (INVX1) 0.0286 0.0286 r Date : Thu Jun 19 10:44:44 2008 0.10890.1375 r 0.1375 r 0.0000 0.1697 r248/U8/0 (ND2X1) r248/U7/0 (INVCKX1) 0.0524 0.2664 $fsd0a_a_generic_core_wc \ (File: \ /home/andy/SYNOPSYS/core/fsd0a_a_endy/Synopsys/SYNOPSYS/core/fsd0a_a_endy/Synopsys/$ r248/U13/0 (OA12X2) 0.129 0.3793 f r248/U5/O (OAI12X1P) 0.4847 r248/U22/0 (A0I12X1) r248/U12/0 (OA12X1) r248/U11/0 (OA12X1) Number of ports: 0.1264 Number of nets: 0.6982 f Number of cells: 0.8208 11 0.0968 r248/U6/0 (A0I12B2X2) Number of references: 4 r248/U36/0 (OAI12X1) 0.9948 r 348.000000 r248/SUM[8] (lab1_DW01_add_0) Combinational area: 0.0000 0.9948 r 0.000000 Noncombinational area: data arrival time 0.9948 Net Interconnect area: undefined (Wire load has zero net area) max_delay 1.0000 Total cell area: 348.000000 output external delay Total area: data required time 1.0000 ***** End Of Report **** data required time data arrival time 1,0000 -0.9948 slack (MET) 0.0052

Lab 1 Answers / Solutions



- 3. Error Message: VER-952
- 5. 在output [8:0] z; 之後多加一行 reg [8:0] z; (或 output reg [8:0] z; 比較快!)
- 6. Warning Message: ELAB-292
- 7. 修改always @(a or b or c) begin 這行改成always @(a or b or c or#sel) begin
- 8. 因爲合成之後DC會將RTL Code內的"+",#用實際的DesignWare Library取代之.
- 9. 1 # 個 (因爲有用到Resource Sharing技巧)
- 10. 從schematic view觀察, 牁猜測是Ripple adder
- 11. 用report_design_resource來觀察的確是 rpl
- 12. Area= 321 um², Timing= 1.1936 ns
- 14. pparch. 因爲我們剛剛有針對Combination電路設定Timing Constraints, Tool幫我們隨意挑選一個可以滿足1ns以內完成計算的加法器.
- 15. set_implementation cla r248 (cell name不見得一定是r248 僅供參考!) 設定完之後需要再作一次合成 => compile
- 16. cla
- 17. Area= 348 um², Timing= 0.9948 ns.

S.S. WANG / 2008.07 # Lab 1 - 13

CIC Synthesis Training Course



Lab2-1: Block Level Design (UMC90)



Setting Design Constraints & Compile Design & Report &# Analysis

These labs take approximately 1 hour to complete

S.S. WANG / 2008.07

#

Lab 2 - 1

Introduction# Microwave Timer System



The top of the hierarchical design consists of 3 blocks,#microwave,#

timer and #display.#microwave contains a state machine,#micro_st,#


which generates the control signal, and a#loader that loads the time#

we want to cook,#cook_time[15:0], to the#timer.#timer will#

decrease the#cook_time per second, and#display unit uses four 7#

segments#LEDs to display the cook time. As the cook time reach zero,#

these LED will display "donE" to inform the completion of cooking.#



S.S. WANG / 2008.07 # Lab 2 - 2

Microwave Timer Specification



- The input and output of the top design is described below.
 - **clk** is the synchronous clock of this design.
 - **reset** is used to reset the microwave timer. If reset is zero, the# design is reset to IDLE state. Until it changed to 1, then the timer# start work.
 - test pin is used to test if#LEDs are OK. When test is 1, LED will# display "8888".
 - **cook_time** is the time we want to cook.
 - set_time is used to set the cook time. When #set_time is 1,# cook_time is load into the timer.
 - start_cook indicates starting of cook. When #start_cook is changed # to 1, cooking starts, and the cook time display is decreased one per # second as time passes by.
 - min_msb_led,#min_lsb_led,#sec_msb_led and#sec_lsb_led are the outputs of BCD-to-7-segment converter, which are used to# control the#LEDs.

S.S. WANG / 2008.07

#

Lab 2 - 3

CIC Combosis Training Course

Getting Start



- 1.#Enter the directory SYNOPSYS/lab2/lab2-1,#
 unix%#cd ~/SYNOPSYS/lab2/lab2-1 #
 unix%#s -al
- 本Lab之Script是"script.tcl" 不喜歡打字的同學可以直接用!
- 2. Check the contents of #synopsys_dc.setup. unix% more .synopsys_dc.setup
- 3. Invoke the Design Vision XG mode unix%#dv
- 4. Check the search path, link library, target library and symbol library. We# will use#sd0a_a_generic_core_wc.db.db &#fod0a_b33_t33_generic_io_wc.db as# link library and target library,#generic.sdb as symbol library.

File#> Setup
If it is ok,#Cancel
Compare it with the content of .synopsys_dc.setup
more .synopsys dc.setup

Read Design

5. Read files

File#> Read

File type: All Files (.*)
Click on#converter.pla

Open

切記:

副檔名格式不一樣的檔案,在DC讀檔案時,不可以一起讀取! 相同格式的檔案如Verilog可以全部一起讀取! 沒有個數限制~

6. To read the other#verilog files again.

File#> Analyze

Add...

Use#*left key* click on#**display.v**, then# additional#`*Ctrl#*' *key* click on#**loader.v**,# **microwave.v**,#**micro_st.v**,#**timer.v** and# **top.v Select**

Enter#**`COOK_TEMP**" Library

File#> Elaborate

Choose#\COOK_TEMP" Library


Design: top(verilog)


OK

注意:

Step 6 做完時, 請打link指令看有無錯誤! link指令可以幫忙檢查file&Lib是否正確! 請務必修正到正確爲止再進行Step7.

S.S. WANG , 2000.07





CIC Synthesis Training Course

CIC Synthesis Training Course


Setting Operating Condition & Wire Load

#



- 7. To set Operating Conditional
 dc_shell-xt-t> set_operating_conditions -max WCCOM #min BCCOM
- 8. Attributes#> Operating Environment#> Wire Lode Click on#G5K

OK



dc_shell-xg-t> set_wire_load_mode top

(3)

Setting Clock Constraints / Driving Strength



9. To create clock signal, and set it's attributes in #dc shell-xt command# line. (In DC 2005.09-sp4, you can't create clock by DC GUI.)

```
dc_shell-xg-t>#create_clock -name #clk -period 4 [get_ports clk]
dc_shell-xg-t>#set_dont_touch_network
                                                  [get_clocks clk]
dc_shell-xg-t>#set_fix_hold
                                                  [get_clocks clk]
dc_shell-xg-t>#set_clock_uncertainty
                                             0.1 [get_clocks clk]
                                                1 [get_clocks clk]
dc_shell-xg-t>#set_clock_latency
```

- 10. View the symbol view of top
- 11. Setting input driving strength for the port dc_shell-xg-t>#set_driving_cell -library#fsd0a_a_generic_core_wc \ -lib_cell BUFX4 #pin {O} [get_ports clk]
- 12. Setting input driving strength for #all input port except clk dc_shell-xg-t>#set_driving_cell -library#fsd0a_a_generic_core_wc \ -lib_cell DFFX1 #-pin {Q} [remove_from_collection \ [all_inputs] [get_ports clk]]

不喜歡打字的同學可以將script.tcl檔案打開,賴製step9~step12的指令後,植接執行!


S.S. WANG / 2008.07


Lab 2 - 7

Setting Output Capacitance Loading



13. Select all output ports by drag the left key Attributes Deerating Environment Load Enter#load_of "fsd0a_a_generic_core_wc /DFFX1/D"






Lab 2 - 8

S.S. WANG / 2008.07

Setting Input /Output Delay#

- 14. Setting input delay
 Select#all input ports
 Attributes#> Operating#
 Environment#> Input Delay
 Relative To Clock is set#clk
 Max Rise & Fall as #1
 Min Rise & Fall as #0.2
 OK
- 15. Select#all the output ports
 Attributes#> Operating#
 Environment#> Output Delay
 Relative To Clock is set to#clk
 Max Rise and Fall as#1
 Min Rise and Fall as #0.1
 OK



CIC Synthesis Training Course



S.S. WANG / 2008.07

#

CIC Synthesis Training Course

Setting DRC & Check Design



- 16. Setting area constraints and design rule constraints in #dc_shell-t command line
 - dc_shell-xg-t>#set_max_area
 - dc_shell-xg-t>#set_max_fanout 2 [all_inputs]
 - dc_shell-xg-t>#set_max_transition 0.3 [all_inputs]
- 17. Check design

dc_shell-xg-t>#check_design -multiple_designs

What's the warning message?

18. #Jniquify the design converter to fix the above warning select #top

Hierarchy#>#Uniquify -> Hierarchy OK

Cell C155, C161, C165, C169這些 Cell合成後就會被最佳化掉了 所以在此可以忽略掉!

design_vision-xg-t> check_design -multiple_designs
Warning: In design 'timer', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'timer', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'timer', cell 'C165' does not drive any nets. (LINT-1)
Warning: In design 'timer', cell 'C169' does not drive any nets. (LINT-1)
Information: Design 'converter' is instantiated 4 times. (LINT-45)
Cell 'display/convmm' in design 'top'
Cell 'display/convmm' in design 'top'
Cell 'display/convsm' in design 'top'
Cell 'display/convsm' in design 'top'
Cell 'display/convsl' in design 'top'
Information: Design 'top'
Cell 'display/convsm' in design 'top'
Cell 'display/convsm' in design 'top'
Information: Design 'top'
Cell 'display/convsm' in design 'top'
Cell 'display/convsm' in design 'top'
Information: Design 'top'
Cell 'display/convsm' in design 'top'
Cell 'display/convsm' in design 'top'

S.S. WANG / 2008.07 # Lab 2 - 10

Report all Constraints Before Compiler



19. Generate the Port and Design reports to see whether the attributes have been# properly set

Design#> Report Design,#

Design#> Report Port (click on verbose),

Design#> Report Clocks

OK

20. Save design and setup file

Save design

Select#top

File#> Save As

Set File Name as#top_before_compile.ddc, File Format as#ddc

Click on **Save All Designs in Hierarchy**

Save

Save setup file

File#> Save Info#> Design Setup

top_setup.dc

Save

Examine the #top_setup.dc file in your #unix shell

unix% more #top setup.dc (or vi #top setup.dc)

S.S. WANG / 2008.07

#

Lab 2 - 11

CIC Synthesis Training Course

Compile Design



21. Compile design

Select#top

Design#> Compile Design

set Map / Area Effort as#high

OK

(or#dc shell-xg-t>#compile #bou -map effort high #area effort high)

Examine which designs were optimized? this is what known as "Hierarchical Compile"

22. Explore the schematic

"Create Design Schematic" to see the result after synthesis.#


23. Work with some view commands or zoom tool

View#> Zoom#> Zoom In

View#> Zoom#> Zoom Out

View#> Zoom#> Full View

View#> Zoom#> Zoom to Selection



24. Select#top

File#> Save As

Set File Name as#top_after_compile.ddc, File Format as#ddc

Click on **Save All Designs in Hierarchy**

Save

☐ Show only minimum delay

Significant digits: 4

Show only minimum gorosity

Report and Find Critical Path



25. Check the area, timing, constraints# Select#**top**

Design → Report Area

Timing

→ Report Timing

Design

→ Report Constraints
(click on verbose)

Whether all constraints meet?_____

What's the <u>cell area</u> of this design?

Which is the critical path?___

26. Examine the critical path

Click the#Create Design Schematic#button, will show the schematic view of top

Current design: to

No line split

▼ To report viewer
▼ To file: Report.txt

Show only maximum delay

Show only maximum leakage power

✓ Append to file

Report options

View#→ Highlight#→ Critical Path

Remove highlight

View#→ Highlight#→ Clear All

S.S. WANG / 2008.07 # Lab 2 - 13

CTC Synthesis Training Cou

Report #- Multiple Timing Path



Generate another version of a timing# report

Timing → Report Timing

Max paths per group: 10


Path type:#end

OK

Examine if there are just one critical# path?

28. Go back top, generate report of# Reference, Hierarchy for top

> Design → Report Design Hierarchy Design → Report Reference



S.S. WANG / 2008.07 # Lab 2 - 14

Dynamic Power Optimization



29.	Before power optimization, you can see the timing & area & power first.	
	cell area =, #timing=, #power=	‡
30.	Setting power constraints and gate-level power optimization	
	dc_shell-xg-t>#set_max_total_power 0#uw	

31. After power optimization, you can see the timing & area & power.

cell area = ______, #timing= _____, #power= _____,

Dynamic Power Improve Capability(%)= _____,#

S.S. WANG / 2008.07

#

Lab 2 - 15

Save File#- gate-level#netlist



32. Save compiled design as db file and #verilog netlist

File#> Save As

dc_shell-xg-t> compile #inc

Timing meet constraint? ____#

Set File Name as#top_compile.ddc, File Format as#ddc Click on#Save All Designs in Hierarchy Save

File#> Save As

Set File Name as **top_compile.v**, File Format as **verilog** Click on **Save** All Designs in Hierarchy
Save

File#> Save Info#> Design Timing

SDF version:#1.0

File name:#top.sdf

Check if there is any warning message

33. Examine the #verilog file you just created
In your #unix window, type #more #top_compile.v
unix% more #top_compile.v

Lab 2-1 Answers / Solutions



```
17. Warning: Design 'converter' is instantiated 4 times. (LINT-45)
   Cell 'display/convmm' in design 'top'
   Cell 'display/convsm' in design 'top'
   Cell 'display/convsm' in design 'top'
   Cell 'display/convsl' in design 'top'
```

- 21. 從Design最上層top開始一直到其最下層之所有block全部都會被合成與最佳化!
- 25. No (area constraint not meet)
 Cell Area: 1649 um²
 Critical Path: Start Point: test -> End Point: timer/sec_lsb_next_reg[0]/D
- 27. 最長的Path Delay(Critical Path)確實只有一條,但是從Report Timing不難發現,仍有相當多條的 Path其Delay相當逼近Critical Path.
- 29. Cell area = 1649 um², timing=3.8767ns(met constraint),
 power= dynamic: 133.0847 uw, leakage: 4.1396 uW
- 31. Cell area =1649 um², timing=3.9675ns(met constraint), power= dynamic:120.5193 uW, leakage:2.9017 uW Dynamic Power Improve= 9.44% Timing meet constraint? Yes (Power改善許多, Timing/Area仍不太受影響)

S.S. WANG / 2008.07

#

Lab 2 - 17

CIC Synthesis Training Course

Lab2-2: #Leakage Power Opt. by Multi-V_t (UMC90)



- In this lab, we will learn how to reduce the leakage power using the CIC providing UMC90 LVT/RVT/HVT standard cell.
- ♦ The design is the same as lab2-1

These labs take approximately 0.5 hour to complete

Multi-V_t Leakage Power Opt.



- Change directory to synthesis run directory unix%#cd ~/SYNOPSYS/lab2/lab2-3/
- 3. Execute script file to Read Design & Set Constraints & Synthesis design_vision-xg-t> source #script.tcl
- 4. Before power optimization, you can see the timing & area & power first. cell area = _____, #iming= ____, #power= ____
- Setting power constraints and gate-level leakage power optimization dc_shell-xg-t>#set_max_total_power 0 #nw dc_shell-xg-t> compile #inc

6.	6. After power optimization, you can see the timing & area & power.						
	cell area =, timing=						
	Dynamic Power Improve (%)=						
	Leagage Power Improve(%)=	, Timing Meet?					

S.S. WANG / 2008.07

#

Lab 2 - 19

CIC Synthesis Training Course

Lab 2-2 Answers / Solutions



- 4. Cell area =1645 um², timing=3.7174ns(meet timing constraint), Power= dynamic:165.3075#uw, leakage:19.9845#uW
- 6. Cell area = 1657 um², timing=3.9970ns(meet timing constraint),
 Power= dynamic:107.0491 #uw, leakage:1.7245 uW
 Dynamic Power Improve= 35.15%, Leakage Power Improve= 91.37%
 Meet Timing constraint? Yes (Leakage Power大幅度改善, Area/Timing仍然差不多!)
 (從本實驗中可以看出如果你有越多種Vt的Lib, 就盡量用, 然後交給DC去合成, 可以省下很多Power喔!)

S.S. WANG / 2008.07 # Lab 2 - 20

Lab2-3:#DC-Topographical (UMC90)



- In this lab, you must use the newer version such as# DC. 2007.03 or DC 2007.12
- It is future tendency which a no wire load model design
- ♦ The design is same to lab2-1

很重要請務必要練習:

由於教室沒有DC 2007.03以後的版本, 請同學回家後自己練習

S.S. WANG / 2008.07

#

Lab 2 - 21

Lab 2 - 22



DC-topographical Flow

- Change directory to synthesis run directory unix%#cd ~/SYNOPSYS/lab2/lab2-3/
- 2. View the .synopsys_dc.setup and script file. What's the different of #script.tcl between # lab2-1 and lab2-3?#

unix% vi .synopsys_dc.setup unix% vi #script.tcl

- Enter the design vision #opo mode unix%#dv -topo
- Execute script file to Create#Milkway & Read Design & Set Constraints & Synthesis# design_vision-topo> source #script.tcl

(注意:#第一次做本lab,#因爲compile_ultra會分析你所有的"db"file並建立"alib"目錄,#所以會比較久!)

5. After synthesizing, you can report the timing & area & power. cell area = _____, timing= ____, power= ____

What's the different of synthesizing result between lab2-1 and lab2-3?

Lab 2-3 Answers / Solutions#



2. 在.synopsys_dc.setup裡多了一行設定:

set_tlu_plus_files -max_tluplus lib/tluplus/u90.tluplus#tech2itf_map lib/tluplus/u90.map

在script.tcl裡多了一行設定:

create_mw_lib COOK_MW #technology lib/umc_90nm_1p9m126_CIC.tf #open #\
-mw_reference_library "lib/FSD0A_A_GENERIC_CORE lib/FOD0A_B33_T33_GENERIC_IO"

另外, 在合成的地方改成用 compile_ultra -no_auto當作合成指令,而不是 compile. (-no_auto表示不要做auto_ungroup功能!)

5. Cell area = $1504 \ um^2$, timing=3.36ns(meet timing constraint),

Power= dynamic:67.65#uw, leakage:3.334 uW

(本實驗做出來的數據表示,如果你是用Synopsys APR(ex: IC Compiler/Astro)軟體畫Layout,當Layout完成後,在Timing方面其效能也能達到約3.36ns之等效能!我們從lab2-1可知,使用不準的WLM來做設計,實在太過悲觀,Net Delay計算過大,這會照成你在做設計時,往往會誤以爲自己做的結果太差無法達到預期效能因而重做或花時間再修改架構,而造成無謂的時間浪費!因此強烈建議同學以後都要改用DC-Topographical Flow來做設計!像我本人設計都已經改用此流程設計了!)

(另外,使用DC-T Flow也會使Power分析出來的結果較爲正確喔!WLM所估的Power完全沒參考依據!)

(DC 2007.12製作的解答)

S.S. WANG / 2008.07

#

Lab 2 - 23

CIC Synthesis Training Course



S.S. WANG / 2008.07 # Lab 2 - 24

Labs: #CHIP Level Design Using tsmc18



- ♦ Lab 3-1:#CC 2005 (Cell-Based Contest)

 # Top Level Synthesis
- ◆ Lab 3-2: ICC 2005 (Cell-Based Contest)#- CHIP Level Synthesis
- ♦ Lab 3-3: ICC 2005 (Cell-Based Contest)# DC-T CHIP Synthesis

These labs take approximately 1.5 hour to complete

S.S. WANG / 2008.07

S.S. WANG / 2008.07


#

Lab 3 - 1

CIC Synthesis Training Course

Calculation System Block Diagram#





>> 3

真他說明事項(Any other information you want to specify:(如設計特器 ...)

- 1、關於 Calculation System Block Diagram 如園一所示。
- 2、從圖一可得知,本設計使用了三個技巧:
 - 2.1 採用乘法器取代除法器之複雜運算,一來可改善除法器面積之沒費,同時在 Critical Path 上也可避掉一個除法器的時間,大幅減少 Combination Delay 時間。
 - 2.2 改變輸出了,之分子部分,大幅減少題目中之式(4)加法器之使用量,並減少運算時間。
 - 2.3 将輸出了之分母部分,用">>3",取代除法器(/8)之動作。
- 3、簡易動作流程如下:
 - 3.1 未 Kang, Xappr, 時,原先是九筆敷相加後再相除,在本設計中則是將每筆數都先乘九,再與這九筆數之總和做比較,找出最短距離之數字就是Xappr,。
 - 3.2 辯輸出 F₁ 之分子部分,原式為[(X₁+Xappr)+(X₂+Xappr)+ ... +(X₉+Xappr)] 改成(X₁+X₂+...+X₉)+9Xappr=X₁+9Xappr,以減少加法器之使用量及加快題目中 式(4)分子部分的運算速度。
 - 3.3 將步驟 3.2 加完後之結果使用">>3",取代除法器(/8)之動作,莫輸出即為所求。

Lab 3 - 2

Lab 3-1: Top-level Synthesis#



- Change directory to lab3-1 unix%#cd ~/SYNOPSYS/lab3/lab3-1
- View the lab3-1 design directory unix%#cd design unix% vi#CS.v unix% vi#CHIP.v
- 3. Change directory to syn_dc and view all *.tcl files

unix%#cd ~/SYNOPSYS/lab3/lab3-1/syn_dc

S.S. WANG / 2008.07

#

Lab 3 - 3

Run Script file to finish Synthesize



- 4. Change directory to synthesis run directory
 - unix%#cd run

若覺得機器太慢者,一键議可直接讀取cs_syn.ddc 擋案,一概後繼續第六步驟!

方法:#File#> Read#.. 點選cs_syn.ddc,#open (回去可改用Linux機器Run,#約28秒可執行完)

5. Execute all script files to finish this lab

unix%#dv -f ../00_run.tcl | tee#run.log dc_shell-xg-t -f ../00_run.tcl | tee#run.log

6. Check the area, timing

Design → Report Area

What's the #cell area of this design?_____#

Timing#→ Report Timing #


What's the timing slack of CHIP-Level (current_design CHIP)?_____ What's the timing slack of CORE-Level(current_design CS)?____

7. Have these file that #cs_syn.ddc" & #cs_syn.vg" & #chip.sdf" & #chip_syn.spf" existed? If they have existed, you can exit Design Compiler.

Timing Simulation



- Change directory to Pre-Sim directory
 unix%#cd ~/SYNOPSYS/lab3/lab3-1/tbench/presim
- Link synthetic output result: #cs_syn.vg & #chip.sdf for pre-layout simulation unix% #ln -s .../../syn_dc/run/cs_syn.vg . unix% #ln -s .../../syn_dc/run/chip.sdf .
- 10. View test bench file and add #sdf to this file 代在此已改好, 新以不用另外加入!) initial \$sdf_annotate(chip.sdf, chip);
- 11. Begin to simulate synthetic result. Is this function PASS?#(有興趣者可用nWave開.vcd來看波形) unix%#ncverilog testfixture.v cs_syn.vg -v ../tsmc18.v #v ../tpz973g.v +access+r



Lab 3 - 5

TC Synthesis Training Course

Lab 3-1 Answers / Solutions



6. Cell Area= 273011.953750 um²
CHIP Timing= 19.9781 ns
CORE Timing= 19.9994 ns
(若CORE & CHIP Timing差異很多,表示CHIP Level Boundary Constraint需再加強.
這樣才能將此CHIP_dc.tcl檔案交給APR Tool接續作Layout,當作APR時要給的Constraint檔案)

Lab 3-2: CHIP-level Synthesis#



 Change directory to lab3-2 unix%#cd ~/SYNOPSYS/lab3/lab3-2

2.	First step, the chip-level synthesis must be writing the CHIP module# unix%#cd ~/SYNOPSYS/lab3/lab3-2/syn_dc unix% vi#CHIP.v What's the input/output pad cells used in this example? What's the input/output pad cell name in this example?	(本範例中CHIP module 已寫好,在此無需再寫)
3.	Invoke the Design Vision XG mode unix%#cd run unix%#dv	
4.	View the 01_import.tcl script file,# what's different from the lab3-1's 01_import.tcl?	-
5.	View the 02_compile.tcl script file,# what's different from the lab3-1's 02_compile.tcl?	-

S.S. WANG / 2008.07

#

Lab 3 - 7

Run Script file to finish Synthesize



what's different from the lab3-1's 03_output.tcl? _____

Execute all script files to finish this lab
 dc_shell-xg-t> source #../00_run.tcl #

若覺得機器太慢者,#建議可直接讀取cs_syn.ddc 擋案,#然後繼續第八步驟!

方法:#File#> Read#.. 點選cs_syn.ddc,#open (回去可改用Linux機器Run,#約42秒可執行完)

8. After chip-level#synthezing, check the area, timing

Design → Report Area

What's the <u>#cell area</u> of this design?____#

Timing → Report Timing

View the 03_output.tcl script file,#

Have these file that #`cs_syn.ddc" & #`cs_syn.vg" & #`chip.sdf" & "chip_syn.spf" existed? If they have existed, you can exit Design Compiler.

Timing Simulation



- Change directory to Pre-Sim directory
 unix%#cd ~/SYNOPSYS/lab3/lab3-2/tbench/presim
- 11. Link synthetic output result: #cs_syn.vg & #chip.sdf for pre-layout simulation unix% #n -s .../../syn_dc/run/cs_syn.vg . unix% #n -s .../../syn_dc/run/chip.sdf .
- 12. View test bench file and add #sdf to this file 代在此已改好, 新以不用另外加入!) initial \$sdf_annotate(chip.sdf, chip);
- 13. Begin to simulate synthetic result. Is this function PASS?#(有興趣者可用nWave開.vcd來看波形) unix%#vcs -R #testfixture.v cs_syn.vg -v ../tsmc18.v #v ../tpz973g.v

Lab 3 **-** 9

CIC Synthesis Training Course

Lab 3-2 Answers / Solutions



- Input Pad Cell: PDIDGZ; Output Pad Cell: PDO08CDG Input Cell Name: ipad_clk, ipad_reset, ipad_si, ipad_se, ipad_X7~ipad_X0 Output Cell Name: opad_Y9~opad_Y0, opad_so
- 4. lab3-1 是切換到top-level (CS),準備給予Top-level constraints (CORE_dc.tcl) lab3-2 是切換到chip-level (CHIP),準備要給予CHIP-level constraints (CHIP_dc.tcl)
- 5. 第一點:

lab3-1 是切換到top-level (CS),準備從top-level作Synthesis lab3-2 是切換到chip-level(CHIP),準備從chip-level作Synthesis 第二點:

lab3-2比lab3-1多了下列幾行:

set_dont_touch [get_cells ipad*]
set_dont_touch [get_cells opad*]

(因爲本範例的CHIP.v所有Input/output pad Cell Name分別是用ipad/opad開頭,

因此不用下太多行的set_dont_touch指令!此乃技巧處!)

6. lab3-1 是做Top-level Synthesis,所以作Chip-level存檔還要再給個Chip-level Constraint (CHIP_dc.tcl),否則對Chip-level而言沒有任何的Constraint, sdf存檔時就會有問題!

lab3-2是做CHIP-level Synthesis,合成前就已給定CHIP_dc.tcl了!在此無須再給!

8. Cell Area= **269419.062500** um² CHIP Timing= 19.9930 ns

Yes, Area小一些, Timing一樣是meet的! 但唯一不同處就是Chip-level比較方便又簡單,可以不用寫Top-level constraint (such as CORE_dc.tcl).

Lab3-3:#DC-Topographical (TSMC18)



- In this lab, you must use the newer version such as# DC. 2007.03 or DC 2007.12
- It is future tendency which a no wire load model design
- ♦ The design is same to lab3-2

很重要請務必要練習:

由於教室沒有DC 2007.03以後的版本, 請同學回家後自己練習

S.S. WANG / 2008.07

#

Lab 3 - 11

CIC Synthesis Training Course

DC-topographical Flow



- Change directory to synthesis run directory unix%#cd ~/SYNOPSYS/lab3/lab3-3/syn_dc
- View the .synopsys_dc.setup and script file. What's the different of script file between# lab3-2 and lab3-3?#

unix% vi run/.synopsys_dc.setup unix% vi 01_import.tcl unix% vi 02_compile.tcl

Enter the design vision#topo mode unix%#cd run unix%#dv -topo -f 00_run.tcl | tee#run.log

(注意:#第一次做本lab,#因爲compile_ultra會分析你所有的"db"file並建立"alib"目錄,#所以會比較久!)

4. After synthesizing, you can report the timing & area & power. cell area = ______, timing= ______, power= _____
What's the different of synthesizing result between lab3-2 and lab3-3?

S.S. WANG / 2008.07 # Lab 3 - 12

Lab 3-3 Answers / Solutions#



2. 在.synopsys_dc.setup裡多了一行設定:

set_tlu_plus_files #max_tluplus lib/tluplus/t18.tluplus #tech2itf_map lib/tluplus/t18.map

在01_import.tcll裡多了一行設定:

create_mw_lib CS_MW #technology lib/tsmc18_CIC.tf #open # -mw_reference_library "lib/tsmc18_fram/ lib/tpz973g/"

在02_compile.tcll裡合成的地方,#要將compile#scan成用**compile_ultra -scan #no_auto** (-no_auto 就是不要做auto_ungroup功能)

4. Cell area = 253039.880521 um², timing=19.9851ns(meet timing constraint), Power= dynamic:20.97 mw, leakage:1.344 uW

(本實驗做出來的數據表示,如果你是用Synopsys APR(ex: IC Compiler/Astro)軟體畫Layout,當Layout完成後,在Timing方面其效能也能達到約19.9851ns之等效能!強烈建議同學以後都要改用DC-Topographical Flow來做設計!像我本人設計都已經改用此流程設計了!)

(另外,使用DC-T Flow也會使Power分析出來的結果較爲正確喔!WLM所估的Power完全沒參考依據!)

(DC 2007.12製作的解答)

S.S. WANG / 2008.07 #

Lab 3 - 13

CIC Synthesis Training Course



S.S. WANG / 2008.07 # Lab 3 - 14

Labs: Retiming and Pipeline Design



- ♦ Lab 4-1:#Register Retiming

These labs take approximately 1 hour to complete

S.S. WANG / 2008.07


#

Lab 4 - 1

Lab 4-1: Retiming Registers



How can we speed up the arithmetic? by retiming registers



S.S. WANG / 2008.07

Lab 4 - 2

Getting Start



- 1.# Enter the directory SYNOPSYS/lab4, then list the directory:#s -al unix%#cd ~/SYNOPSYS/lab4 unix%#s -al
- 2. Check the #90nm UMC/Faraday library contents of #synopsys_dc.setup. unix% more .synopsys_dc.setup
- 3. Invoke the Design Vision XG mode unix%#dv
- 4. Check the search path, link library, target library and symbol library. We will use# fsd0a_a_generic_core_wc.db &#fsd0a_a_generic_core_bc.db as link# library and target library,#generic.sdb as symbol library. File#> Setup If it is ok,#Cancel
- Read files

File#> Read Format: Auto Click on#muldiv.v Open

S.S. WANG / 2008.07

#

Lab 4 - 3

Report Timing Before Retiming



6. Setting the design constraints
Examine the script.tcl file in your shell
unix more script.tcl

What's the period of clock in script.tcl file?

File#>#Execute_Script Click on #script.tcl Open

由於SUN機器太慢(要跑約330分鐘),#所以該步驟在此可先不做,#直接讀取muldiv_syn_no_retiming.ddc檔案即可!
File#> Read#... 點選muldiv_syn_no_retiming.ddc, open

(有興趣的同學可以回去用Linux機器跑!約7.2分鐘)

7. Explore the schematic

"Create Design Schematic" to see the result after synthesizing.

8. Check the area, timing

Select#top

Design → Report Area

Timing#→ Report Timing

What's the <u>cell area</u> of this design?____#

What's the timing of this design?

Does the design meet timing constraint? _____, slack= _____

Register Retiming



Solve too few module port connections problem# Select#**top**

dc_shell-xg-t>#remove_unconnected_ports -blast_buses [get_cells *#hier]

10. Save file

File#> Save As

Set File Name as#muldiv_before_retiming.ddc, File Format as#ddc Click on#Save All Designs in Hierarchy Save

Save

11. Retiming Register (DC-Ultra Instruction)

dc_shell-xg-t>#optimize_registers

12. Explore the schematic

"Create Design Schematic" to see the result after retiming registers.

13. Check the area, timing

Design → Report Area

Timing

→ Report Timing

What's the #cell area of this design?_____#

What's the timing of this design?_

Does the design meet timing constraint? ______, slack= _____

S.S. WANG / 2008.07

#

Lab 4 - 5

Lab 4-1 Answers / Solutions





- 6. 4 ns
- 8. cell area= 27032 um² timing= 6.3886 ns
 No
 slack= -2.3886 ns
- 13. cell area= 29797 um²

timing= 3.9999 ns

Yes, meet timing constraint (retiming可以輕鬆且快速立即改善Timing, 面積沒差多少!) slack= 0.0001 ns

How can we speed up the combination circuit?#pipeline design#





S.S. WANG / 2008.07

#

Lab 4 - 7

CIC Synthesis Training Course

Getting Start



- 1.# Remove all design
 - File+> Remove All Designs
- 2. View the#div.v file in your#unix shell

unix% more #div.v

Which port is redundancy in the design? _____ and ____

- 3. Read files
 - File#> Read

Format: Auto

Click on#div.v

Open

- 4. Setting Timing Constraint dc_shell-xg-t>#set_max_delay 20 #-from [all_inputs] #-to [all_outputs]
- 5. Compile design dc_shell-xg-t>#compile #-ungroup_all

Pipeline Design and Analysis



		schen	

"Create Design Schematic" to see the result after synthesis.

7. Check the timing

Select#div

Timing

→ Report Timing

What's the timing of this design?_____

8. Pipeline Design (DC-Ultra Instruction) in#dc_shell-t> pipeline_design -period 2#stages 10#clock_port_name clk -async_reset rst

9. Explore the schematic

10. Check the timing

Select#div

Timing

→ Report Timing

What's the timing of this design?_____,

Does the design meet timing constraint?_____, slack=#____, latency=____#

S.S. WANG / 2008.07

#

Lab 4 **-** 9

CIC Synthesis Training Course

Lab 4-2 Answers / Solutions



- 2. clk and rst
- 7. timing= 19.9976ns
- 9. clk & rst port跟Pipeline Register已相連
- 10. timing= 1.9994ns

Yes, meet timing constraint (Timing部份,改善了大約10倍的速度) slack= 0.0006 ns latency= 9 (因爲切了10 stages Pipeline, 會多九排的F.F.)