

Semantics & Verification 2016


Lecture 10

- Timed Automata**Formally**
 - Networks of Timed Automata
- (Un-) Timed Bisimulation
- Automatic Verification of Timed Automata
 - Regions

Timed Automata



Intelligent Light Controller



States:

$(loc, x = v)$ where $v \in \mathbb{R}$

Transitions:

$(Off, x=0) \xrightarrow{pr?} (L, x=0) \xrightarrow{5.7} (L, x=5.7)$
 $\xrightarrow{pr?} (L, x=0)$
 $\xrightarrow{102} ?? (L, x=102)$

Clock Valuations

Let $C = \{x, y, \dots\}$ be a finite set of clocks.

Set $\mathcal{B}(C)$ of clock constraints over C

$\mathcal{B}(C)$ is defined by the following abstract syntax

$$g, g_1, g_2 ::= x \sim n \mid x - y \sim n \mid g_1 \wedge g_2$$

where $x, y \in C$ are clocks, $n \in \mathbb{N}$ and $\sim \in \{\leq, <, =, >, \geq\}$.

Example: $x \leq 4 \wedge y > 5 \wedge x - y = 3$

Clock Valuation – Operations

Clock valuation

Clock valuation v is a function $v : C \rightarrow \mathbb{R}^{\geq 0}$. $v = [x=3.1, y=0]$

Let v be a clock valuation. Then

- $v + d$ is a clock valuation for any $d \in \mathbb{R}^{\geq 0}$ and it is defined by

$$(v + d)(x) = v(x) + d \text{ for all } x \in C$$

$$v + 2.2 = [x=5.3, y=2.2]$$

- $v[r]$ is a clock valuation for any $r \subseteq C$ and it is defined by

$$v[r](x) \begin{cases} 0 & \text{if } x \in r \\ v(x) & \text{otherwise.} \end{cases} \quad v[\{x\}] = [x=0, y=0]$$

Clock Valuation – Evaluation

Evaluation of clock constraints ($v \models g$)

$$v \models x < n \quad \text{iff } v(x) < n$$

$$v \models x \leq n \quad \text{iff } v(x) \leq n$$

$$v \models x = n \quad \text{iff } v(x) = n$$

\vdots

$$v \models x - y < n \quad \text{iff } v(x) - v(y) < n$$

$$v \models x - y \leq n \quad \text{iff } v(x) - v(y) \leq n$$

\vdots

$$v \models g_1 \wedge g_2 \quad \text{iff } v \models g_1 \text{ and } v \models g_2$$

$$[x=3.1, y=0] \models x \leq 4$$

$$[x=3.1, y=0] \not\models y > 3$$

Timed Automata – Syntax

Definition

A **timed automaton** over a set of clocks C and a set of labels N is a tuple

$$(L, \ell_0, E, I)$$

where

- L is a finite set of **locations**
- $\ell_0 \in L$ is the **initial location**
- $E \subseteq L \times \mathcal{B}(C) \times N \times 2^C \times L$ is the set of **edges**
- $I : L \rightarrow \mathcal{B}(C)$ assigns **invariants** to locations.

We usually write $\ell \xrightarrow{g, a, r} \ell'$ whenever $(\ell, g, a, r, \ell') \in E$.

Timed Automata – Semantics

Let $A = (L, \ell_0, E, I)$ be a timed automaton.

Timed transition system generated by A

$T(A) = (Proc, Act, \{\xrightarrow{a} \mid a \in Act\})$ where

- $Proc = L \times (C \rightarrow \mathbb{R}^{\geq 0})$, i.e. states are of the form (ℓ, v) where ℓ is a location and v a valuation
- $Act = N \cup \mathbb{R}^{\geq 0}$
- $\xrightarrow{}$ is defined as follows:

$$(\ell, v) \xrightarrow{a} (\ell', v') \quad \exists (t, g, a, r, \ell').$$
$$v \models g \wedge v' = v[r]$$

$$(\ell, v) \xrightarrow{d} (\ell', v')$$
$$\ell' = \ell \wedge v' = v + d \wedge v \models I(\ell) \wedge v' \models I(\ell)$$

Timed Automata – Semantics

Let $A = (L, \ell_0, E, I)$ be a timed automaton.

Timed transition system generated by A

$T(A) = (Proc, Act, \{\xrightarrow{a} \mid a \in Act\})$ where


- $Proc = L \times (C \rightarrow \mathbb{R}^{\geq 0})$, i.e. states are of the form (ℓ, v) where ℓ is a location and v a valuation
- $Act = N \cup \mathbb{R}^{\geq 0}$
- \longrightarrow is defined as follows:

$(\ell, v) \xrightarrow{a} (\ell', v')$ if there is $(\ell \xrightarrow{g, a, r} \ell') \in E$ s.t. $v \models g$ and $v' = v[r]$

$(\ell, v) \xrightarrow{d} (\ell, v + d)$ for all $d \in \mathbb{R}^{\geq 0}$ s.t. $v \models I(\ell)$ and $v + d \models I(\ell)$

Networks of Timed Automata

Timed Automata in Parallel



Intuition in CCS

$$(a.Nil \mid \bar{a}.Nil) \setminus \{a\}$$

closed system

Let C be a set of clocks and $Chan$ a set of channels.

We let $Act = N \cup \mathbb{R}^{\geq 0}$ where




- $N = \{c! \mid c \in Chan\} \cup \{c? \mid c \in Chan\} \cup \{\tau\}$.

Let $A_i = (L_i, \ell_0^i, E_i, I_i)$ be timed automata for $1 \leq i \leq n$.

Networks of Timed Automata

We call $A = A_1 \mid A_2 \mid \cdots \mid A_n$ a **networks of timed automata**.

Example: Hammer, Worker, Nail



TLTS Generated by $A = A_1 \mid \dots \mid A_n$

$T(A) = (Proc, Act, \{\xrightarrow{a} \mid a \in Act\})$ where

- $Proc = (L_1 \times L_2 \times \dots \times L_n) \times (C \rightarrow \mathbb{R}^{\geq 0})$, i.e. states are of the form $((\ell_1, \ell_2, \dots, \ell_n), v)$ where ℓ_i is a location in A_i
- $Act = \{\tau\} \cup \mathbb{R}^{\geq 0}$
- \longrightarrow is defined as follows:

a) $((\ell_1, \dots, \ell_i, \dots, \ell_n), v) \xrightarrow{\tau} ((\ell_1, \dots, \ell'_i, \dots, \ell_n), v')$ if there is $(\ell_i \xrightarrow{g, \tau, r} \ell'_i) \in E_i$ s.t. $v \models g$ and $v' = v[r]$ and $v' \models I_i(\ell'_i) \wedge \bigwedge_{k \neq i} I_k(\ell_k)$

b) $((\ell_1, \dots, \ell_n), v) \xrightarrow{d} ((\ell_1, \dots, \ell_n), v + d)$ for all $d \in \mathbb{R}^{\geq 0}$ s.t. $v \models \bigwedge_k I_k(\ell_k)$ and $v + d \models \bigwedge_k I_k(\ell_k)$




TLTS Generated by $A = A_1 \mid \dots \mid A_n$

$T(A) = (Proc, Act, \{\xrightarrow{a} \mid a \in Act\})$ where

- $Proc = (L_1 \times L_2 \times \dots \times L_n) \times (C \rightarrow \mathbb{R}^{\geq 0})$, i.e. states are of the form $((\ell_1, \ell_2, \dots, \ell_n), v)$ where ℓ_i is a location in A_i
- $Act = \{\tau\} \cup \mathbb{R}^{\geq 0}$
- \longrightarrow is defined as follows:


c) $((\ell_1, \dots, \ell_i, \dots, \ell_j, \dots, \ell_n), v) \xrightarrow{\tau} ((\ell_1, \dots, \ell'_i, \dots, \ell'_j, \dots, \ell_n), v')$
if $i \neq j$ and there are $(\ell_i \xrightarrow{g_i, a!, r_i} \ell'_i) \in E_i$ and $(\ell_j \xrightarrow{g_j, a?, r_j} \ell'_j) \in E_j$ s.t.
 $v \models g_i \wedge g_j$ and $v' = v[r_i \cup r_j]$ and $v' \models l_i(\ell'_i) \wedge l_j(\ell'_j) \wedge \bigwedge_{k \neq i, j} l_k(\ell_k)$

UPPAAL Demo



(Un)Timed Bisimulation

Equivalences ?


$$M =_{def} coin? (cof! M + \tau.M)$$
$$R =_{def} pub! coin! cof? R$$
$$Sys = (M \mid R)\{pub, coin\}$$
$$Spec =_{def} pub! \tau. (\tau.Spec + \tau.O)$$
$$Sys \sim Spec$$
$$M =_{def} coin? (\epsilon(5).cof! M + \epsilon(30).\tau.M)$$
$$R =_{def} pub! coin! \epsilon(7).cof? R$$
$$Sys = (M \mid R)\{pub, coin\}$$
$$Spec =_{def} pub! \tau. \epsilon(7).\tau.Spec$$
$$Sys \sim Spec$$
$$WSpec =_{def} pub! \epsilon(7).WSpec$$
$$Sys \approx WSpec$$

Bisimulation

Definition A binary relation \mathcal{R} over the set of states of an LTS is a *bisimulation* iff whenever $s_1 \mathcal{R} s_2$ and $\alpha \in Act$ then

i. If $s_1 \xrightarrow{\alpha} s'_1$ then $s_2 \xrightarrow{\alpha} s'_2$ with $s'_1 \mathcal{R} s'_2$

ii. If $s_2 \xrightarrow{\alpha} s'_2$ then $s_1 \xrightarrow{\alpha} s'_1$ with $s'_1 \mathcal{R} s'_2$

We write $s_1 \sim s_2$ iff there is a bisimulation \mathcal{R} such that $s_1 \mathcal{R} s_2$



Timed Bisimulation

Definition A binary relation \mathcal{R} over the set of states of an **TLTS** is a *timed bisimulation* iff whenever $s_1 \mathcal{R} s_2$ and $\alpha \in Act$ and $d \in \mathbb{R}$ then

- i. If $s_1 \xrightarrow{\alpha} s'_1$ then $s_2 \xrightarrow{\alpha} s'_2$ with $s'_1 \mathcal{R} s'_2$
- ii. If $s_1 \xrightarrow{d} s'_1$ then $s_2 \xrightarrow{d} s'_2$ with $s'_1 \mathcal{R} s'_2$
- iii. If $s_2 \xrightarrow{\alpha} s'_2$ then $s_1 \xrightarrow{\alpha} s'_1$ with $s'_1 \mathcal{R} s'_2$
- iv. If $s_2 \xrightarrow{d} s'_2$ then $s_1 \xrightarrow{d} s'_1$ with $s'_1 \mathcal{R} s'_2$

We write $s_1 \sim s_2$ iff there is a **timed** bisimulation \mathcal{R} such that $s_1 \mathcal{R} s_2$

Example 1





\longrightarrow udfordrer
 \dashrightarrow forsvarer

\dashrightarrow forsvarer
 vinder

\Rightarrow
 timed
 bisimulation

Example 1



$$R = \{ (\langle A, x=d \rangle, \langle A', x=d \rangle) \mid d \geq 0 \}$$



$$\cup$$

$$\{ (\langle B, x=1+d \rangle, \langle B', x=d \rangle) \mid d \geq 0 \}$$

$$\cup$$

$$\{ (\langle C, x=d \rangle, \langle C', x=e \rangle) \mid e, d \geq 0 \}$$
 er en "timed bisimulation"!

Example 2



→ udfor dres
vinder
⇒

INCE
timed
bisimilar

Untimed Bisimulation

Definition A binary relation \mathcal{R} over the set of states of an **TLTS** is an *untimed bisimulation* iff whenever $s_1 \mathcal{R} s_2$ and $\alpha \in Act$ and $d \in \mathbb{R}$ then



- i. If $s_1 \xrightarrow{\alpha} s'_1$ then $s_2 \xrightarrow{\alpha} s'_2$ with $s'_1 \mathcal{R} s'_2$
- ii. If $s_1 \xrightarrow{d} s'_1$ then $s_2 \xrightarrow{d'} s'_2$ with $s'_1 \mathcal{R} s'_2$ for some $d' \in \mathbb{R}$
- iii. If $s_2 \xrightarrow{\alpha} s'_2$ then $s_1 \xrightarrow{\alpha} s'_1$ with $s'_1 \mathcal{R} s'_2$
- iv. If $s_2 \xrightarrow{d} s'_2$ then $s_1 \xrightarrow{d'} s'_1$ with $s'_1 \mathcal{R} s'_2$ for some $d' \in \mathbb{R}$

We write $s_1 \sim_u s_2$ iff there is an **untimed** bisimulation \mathcal{R} such that $s_1 \mathcal{R} s_2$

Corollary



$s_1 \sim s_2$ implies $s_1 \sim_u s_2$

Example 2 – revised



\dashrightarrow
vinder
 \Rightarrow
"untimed
bisimilar"

Example 2 – revised



$$R = \{ (,) \mid \dots \}$$

↑
opskived
"untimed
bisimulation

OPGAVE
for interesserede

Decidability of (un)timed bisimulation

Theorem [Cerans'92]

Timed bisimilarity for timed automata is decidable in EXPTIME (deterministic exponential time).

Theorem [Larsen, Wang'93]

Untimed bisimilarity for timed automata is decidable in EXPTIME (deterministic exponential time).

Weak Timed Bisimulation

Weak Transition Relation


We introduce the following derived transition relations:

- $s \xRightarrow{a} s'$ iff $s \xrightarrow{\tau}^* \xrightarrow{a} \xrightarrow{\tau}^* s'$ when a is a discrete action.
- $s \xRightarrow{d} s'$ iff $s \xrightarrow{\tau}^* \xrightarrow{d_1} \xrightarrow{\tau}^* \dots \xrightarrow{\tau}^* \xrightarrow{d_n} \xrightarrow{\tau}^* s'$ with $d = d_1 + d_2 + \dots + d_n$.

Weak Timed Bisimilarity

Let A_1 and A_2 be two timed automata. We say that A_1 and A_2 are weakly timed bisimilar iff the transition systems $T(A_1)$ and $T(A_2)$ generated by A_1 and A_2 using weak transitions \xRightarrow{a} and \xRightarrow{d} are strongly bisimilar.

Example 3



\Rightarrow vinder
 \Rightarrow "weak timed bisimilar"

Timed Traces

Let $A = (L, \ell_0, E, I)$ be a timed automaton over a set of clocks C and a set of labels N .

Timed Traces

A sequence $(t_1, a_1)(t_2, a_2)(t_3, a_3) \dots$ where $t_i \in \mathbb{R}^{\geq 0}$ and $a_i \in N$ is called a **timed trace of A** iff there is a transition sequence

$$(\ell_0, v_0) \xrightarrow{d_1} . \xrightarrow{a_1} . \xrightarrow{d_2} . \xrightarrow{a_2} . \xrightarrow{d_3} . \xrightarrow{a_3} \dots$$

in A such that $v_0(x) = 0$ for all $x \in C$ and

$$t_i = t_{i-1} + d_i \quad \text{where } t_0 = 0.$$

Intuition: t_i is the absolute time (**time-stamp**) when a_i happened since the start of the automaton A .



Timed & Untimed Trace Equivalence

The set of all timed traces of an automaton A is denoted by $L(A)$ and called the **timed language of A** .

Theorem [Alur, Courcoubetis, Dill, Henzinger'94]

Timed language equivalence (the problem whether $L(A_1) = L(A_2)$ for given timed automata A_1 and A_2) is undecidable.

We say that $a_1 a_2 a_3 \dots$ is an **untimed trace of A** iff there exist $t_1, t_2, t_3, \dots \in \mathbb{R}^{\geq 0}$ such that $(t_1, a_1)(t_2, a_2)(t_3, a_3) \dots$ is a timed trace of A .

Theorem [Alur, Dill'94]

Untimed language equivalence for timed automata is decidable.

Automatic Verification of Timed Automata

Region Graphs

Automatic Verification of TA

Fact

Even very simple timed automata generate timed transition systems with infinitely (even uncountably) many reachable states.

Question

Is any automatic verification approach (like bisimilarity checking, model checking or reachability analysis) possible at all?

Answer

Yes, using **region graph** techniques.

Key idea: infinitely many clock valuations can be categorized into finitely many equivalence classes.



Intuition

Let $v, v' : C \rightarrow \mathbb{R}^{\geq 0}$ be clock valuations.



Let \sim denote **untimed bisimilarity** of timed transition systems.

Our Aim


Define an **equivalence relation** \equiv over clock valuations such that

- ① $v \equiv v'$ implies $(\ell, v) \sim (\ell, v')$ for any location ℓ
- ② \equiv has only finitely many equivalence classes.


Untimed Bisimulation Partitioning



Untimed Bisimulation Partitioning



*Stabil
partitioning*



Preliminaries

Let $d \in \mathbb{R}^{\geq 0}$. Then

- let $\lfloor d \rfloor$ be the integer part of d , and
- let $\text{frac}(d)$ be the fractional part of d .

Any $d \in \mathbb{R}^{\geq 0}$ can be now written as $d = \lfloor d \rfloor + \text{frac}(d)$.

Example: $\lfloor 2.345 \rfloor = 2$ and $\text{frac}(2.345) = 0.345$.

Let A be a timed automaton and $x \in C$ be a clock. We define

$$c_x \in \mathbb{N}$$

as the largest constant with which the clock x is ever compared either in the guards or in the invariants present in A .



Clock (Region) Equivalence

Equivalence Relation on Clock Valuations

Clock valuations v and v' are equivalent ($v \equiv v'$) iff

- 1 for all $x \in C$ such that $v(x) \leq c_x$ or $v'(x) \leq c_x$ we have

$$\lfloor v(x) \rfloor = \lfloor v'(x) \rfloor$$


- 2 for all $x \in C$ such that $v(x) \leq c_x$ we have

$$\text{frac}(v(x)) = 0 \quad \text{iff} \quad \text{frac}(v'(x)) = 0$$

- 3 for all $x, y \in C$ such that $v(x) \leq c_x$ and $v(y) \leq c_y$ we have

$$\text{frac}(v(x)) \leq \text{frac}(v(y)) \quad \text{iff} \quad \text{frac}(v'(x)) \leq \text{frac}(v'(y))$$

Clock (Region) Equivalence



An equivalence class (i.e. a *region*)
in fact there is only a *finite* number of regions!!

Equivalence Relation on Clock Valuations

Clock valuations v and v' are equivalent ($v \equiv v'$) iff

- 1 for all $x \in C$ such that $v(x) \leq c_x$ or $v'(x) \leq c_x$ we have

$$\lfloor v(x) \rfloor = \lfloor v'(x) \rfloor$$

- 2 for all $x \in C$ such that $v(x) \leq c_x$ we have

$$\text{frac}(v(x)) = 0 \quad \text{iff} \quad \text{frac}(v'(x)) = 0$$

- 3 for all $x, y \in C$ such that $v(x) \leq c_x$ and $v(y) \leq c_y$ we have

$$\text{frac}(v(x)) \leq \text{frac}(v(y)) \quad \text{iff} \quad \text{frac}(v'(x)) \leq \text{frac}(v'(y))$$

Regions

Let v be a clock valuation. The \equiv -equivalence class represented by v is denoted by $[v]$ and defined by $[v] = \{v' \mid v' \equiv v\}$.

Definition of a Region

An \equiv -equivalence class $[v]$ represented by some clock valuation v is called a **region**.

Theorem

For every location ℓ and any two valuations v and v' from the same region ($v \equiv v'$) it holds that

$$(\ell, v) \sim (\ell, v')$$

where \sim stands for untimed bisimilarity.

Symbolic States & Regions Graph

state (ℓ, v) \rightsquigarrow **symbolic state** $(\ell, [v])$

Note: $v \equiv v'$ implies that $(\ell, [v]) = (\ell, [v'])$.

Region Graph



Region graph of a timed automaton A is an unlabelled (and untimed) transition system where

- states are **symbolic states**
- \Longrightarrow between symbolic states is defined as follows:
 $(\ell, [v]) \Longrightarrow (\ell', [v'])$ iff $(\ell, v) \xrightarrow{a} (\ell', v')$ for some label a
 $(\ell, [v]) \Longrightarrow (\ell, [v'])$ iff $(\ell, v) \xrightarrow{d} (\ell, v')$ for some $d \in \mathbb{R}^{\geq 0}$


Fact

A region graph of any timed automaton is **finite**.

An Example Region Graph



An Example Region Graph



Application of Region Graph

Proc

Region graphs provide a natural abstraction which enables to prove decidability of e.g.

- reachability
- timed and untimed bisimilarity
- untimed language equivalence and language emptiness.

Application of Region Graph

Proc

Region graphs provide a natural abstraction which enables to prove decidability of e.g.


- reachability
- timed and untimed bisimilarity
- untimed language equivalence and language emptiness.

Cons

Region graphs have too large state spaces. State explosion is exponential in

- the number of clocks
- the maximal constants appearing in the guards.

Modified Switch



Property

Always *on* implies
Eventually *off* within 9 time units
????

