CPE142: COMPUTER ORGANIZATION

DECEMBER FOURTH 2014

Term Project: Phase Two

Authors:
Ben SMITH 50%
Devin MOORE 50%

Instructor: Dr. Behnam ARAD



CONTENTS

I	Introduction	3
II		3
III	Memory and Register Design	4
111	v 6 6	- 4
	•	- 4
	8	- 4
	III-C Register The	_
IV	Data Path Organization	5
	IV-A Number of Pipe Stages	5
		6
		6
		6
		7
		7
		7
		7
		7
	2	•
V	Simulation and Verification	7
	V-A Expected Results	7
	•	
VI	Design Source Code	
	VI-A Top Level	2
	VI-B Stage One	3
	VI-C Stage Two	7
	VI-D Stage Three	8
VII	Verification Source Code	9
V 111	Build Scripts and utilities 2	3
	LIST OF FIGURES	
1	A Type Instruction Format	3
2		3
3		4
4	· · · · · · · · · · · · · · · · · · ·	4
5	· •	9
6	Pipeline Organization	
U	Tipenne Organization	1
	LIST OF TABLES	
II	Main Memory Module Ports	4
III		4
I		5
IV		5
V		6
	1	

VI	Hazard Detection Unit Control Logic
X	Sign Extention Logic Table
VII	Control Logic Truth Table
VIII	ALU Control Logic Truth Table
IX	Jump Control Logic
ΧI	Register File Contents
XII	Main Memory Contents
XIII	Final Register File Contents
XIV	Final Main Memory Contents

CSc/CPE 142 Fall 2014 Term Project Status Report

Complete this form by typing the requested information and include the completed form in your report after TOC. Gray cells will be filled by the instructor.

Name	% Contribution	Grade
Ben Smith	50%	
Devin Moore	50%	

Please do not write in the first table

Project Report/Presentation 20%	/200
Functionality of the individual components 40%	/400
Functionality of the overall design 25%	/250
Design Approach 5%	/50
Total points	/900

A: List all the instructions that were implemented correctly and verified by the assembly program on your system:

Instructions	State any issue regarding the instruction.
Signed addition	None
Signed subtraction	None
bitwise and	None
bitwise or	None
signed multiplication	None
signed division	None
Logical shift left	None
Logical shift right	None
rotate left	None
rotate right	None
load	None
store	None
branch on less than	None

Instructions	State any issue regarding the instruction.
branch on greater than	None
branch on equal	None
jump	None
Halt	None

B: Fill out the next table:

Individual Components	Does your system have this component	Does it work?	List problems with the component, if any.
ALU	yes	yes	None
ALU control unit	yes	yes	None
Memory Unit	yes	yes	None
Register File	yes	yes	None
PC	yes	yes	None
IR	yes	yes	None
Other registers	yes	yes	None
Multiplexors	yes	yes	None
exception handler 1. Unknown opcode 2. Arith. Overflow	yes	yes	None, but the CPU does not transfer control to an ISR upon fault, in both cases the system halts.
Control Units 1. main 2. forwarding 3. lw hazard detection	yes	yes	None

How many stages do you have in your pipeline? Three

C: State any issue regarding the overall operation of the datapath? Be Specific.

CPU performs the expected instructions, including the full test program. Validations cases were generated for all instructions at the system level, this gives the team a high degree of confidence in functionality.

I. Introduction

THIS document details the design process of the CSUS CPE 142 Computer Organization course's term project. We have been asked to designed a pipelined datapath which implements an instruction set that is similar to MIPS in architecture. This project exercises a number of design principals from the course material, particularly design considerations for hazard detection and mitigation. This project started with several design specifications, the CPU had to be pipelined, hazards must be dealt with and the supported instruction set was given. Other than the mentioned guidelines the students were asked to make design decisions, the depth of the pipeline, which stage to put various components, and how to mitigate potential hazards.

This document will first introduce the instruction set as specified in the project specification. This will present an opportunity to begin the discussion about the components that will be required to implement the functionality described by the instructions. From this high level view of the architectue we will begin to look at the functionality of the individual components of the system and what functionality they perform. After the individual blocks are described the processes of connecting them together and the dangers that must be mitgated are discussed.

II. INSTRUCTION SET ARCHITECTURE

INSTRUCTION set architecture describes the fundamental elements of a processor's ability to provide a service for software. This is also a sort of *contract* between hardware and software developers. As hardware developers we are saying this is what we promise to provide, our hardware can perform these operations for you. As the instruction set is the focus of the hardware we are designing, it makes sense to begin the design process with a through understanding of what hardware is to perform.

A. Supported Instruction Set Types

There are four instruction types in the prescribed instruction set, each of these types will support several different operations. Most instructions will add to the hardware that must be implemented as they ask for more functionality. Our processor will start with the most basic components, program memory, program counter and the hardware that's required to increment the program counter.

Instruction Format A: provides support for several arithmetic operations. All type A instructions carry an all zero opcode, the type of arithmetic operation is always decided by the four bit "funct code" field of the instruction. The organization of the instruction allows the func field to be supplied directly to the hardware which will perform the arithmetic without increasing the complexity of the main control logic. A full listing of supported hardware can be found in Table I.

This instruction type introduces a need for the first two components of this processor, the Arithmetic and Logic Unit, or ALU, and a register file for providing input and recording the output of the ALU.

4- bit opcode 4-bit operand 1 4-bit operand 2 4-bit fur

Fig. 1: A Type Instruction Format

Instruction Format B: provides a way to load and store information from main memory. This greatly expands the capability of the ALU by removing the storage limitation of the register file. The new instructions require the implementation of some sort of addressable memory hardware to access. The two B type instructions, load word and store word, use indirect addressing schemes they will require the use of the ALU to calculate the physical address that is to be read or written to. The offset used in indirect addressing is signed and only 4 bits it necessitates new hardware to handle the sign extension out to the 16 bit width required by the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit offset
i on opeoue	i on operana i	1 of operand 2	i on onset

Fig. 2: B Type Instruction Format

Instruction Format C: Allows the CPU to change the program counter based on logical outcomes. The instruction supplies an offset and a number to compare to a specific register, R0. The instructions jump when the instruction's operand 1 field is greater, equal, or less than R0 depending on the instruction. This comparison operation requires either the ALU or specialized hardware to provide these comparisons. There must also be additional hardware which will allow the instruction to effect the program counter. The jump range of these

instructions is increased by shifting the 8-bit offset field left on the natural word boundary of memory. This can be done because all instructions are the same width.




Fig. 3: C Type Instruction Format

Instruction Format D: allows the program counter to be set to almost anywhere in the program memory space. It does this by carrying a relatively large 13-bit effective jump offset. Although the opcode only allows for a 12-bit offset filed, the number is shifted to the left because instructions only start at even memory locations.

4- bit opcode	12-bit offset in jump unused in halt	
---------------	--------------------------------------	--

Fig. 4: D Type Instruction Format

III. MEMORY AND REGISTER DESIGN

EMORY is so crucial to the operation of the system it was the first system block to undergo design. The project has a few requirements with regard to memory. These requirements dictate how the memory can be accessed and it's total capacity. The register file will require several custom logic functions to allow the ALU access to a special register for divide and multiplication operations that produce 32 bits of output. The following subsections detail the high level functionality of our processor's memory organization at an abstract level.

A. Main Memory

The system is based on a 16 bit architecture, the memory will make full use of the addressing lines and provide 2^{16} total bytes of memory. The memory is byte addressable but will always return a 16 bit word, the byte at the address port and the following byte.

TABLE II MAIN MEMORY MODULE PORTS

Signal	Type	Operation
write_enable	logic	write data into memory at the next positive edge clock
write_address	logic[16]	the address data will be written to if write is to take place
write_data	logic[16]	the address data will be written to if write is to take place
data_out	logic[16]	the 16 bit word at location write_address will be made available

B. Program Memory

The program memory will be a combinatorial element which will output the instruction at a given address. There will be no synthasizable mechanism for loading this memory, it will be loaded by the system's testbench at simulation time.

TABLE III PROGRAM MEMORY MODULE PORTS

Signal	Type	Operation
in	logic[16]	address from program counter, memory will return content at the specified location
out	logic[16]	Instruction from address supplied at input port

C. Register File

The register file's basic function is to provide the contents of a register when an address is supplied to it's address port. The register file has has two address ports and two data ports. Data will be produced on the output ports as soon as it is ready, not waiting for a clock. The write procedure is sequential and the data will be written on the rising edge of the system clock. The register will also implement two custom functions based around the R0 register. R0 will be accessible through the register ports like all of the other registers, but in addition to this it will respond to R0_en and R0_read.

TABLE I
FULL SET OF SUPPORTED INSTRUCTIONS

Function	syntax	opcode	op1	op2	f. Code	type	Operation
Signed addition	add op1, op2	0000	reg	reg	1111	A	op1 = op1 + op2
Signed subtraction	sub op1, op2	0000	reg	reg	1110	A	op1 = op1 - op2
bitwise and	and op1, op2	0000	reg	reg	1101	A	op1 = op1 & op2
bitwise or	or op1, op2	0000	reg	reg	1100	A	$op1 = op1 \mid op2$
signed multiplication	mul op1, op2	0000	reg	reg	0001	A	op1 = op1 * op2
							op1: Product (lower half)
							R0: Product (upper half)
signed division	div op1, op2	0000	reg	reg	0010	A	op1: 16-bit quotient
							R0: 16-bit remainder
Logical shift left	sll op1, op2	0000	reg	immd	1010	A	shift op1 to the left by op2 bits
Logical shift right	slr op1, op2	0000	reg	immd	1011	A	shift op1 to the right by op2 bits with sign extension
rotate left	rol op1, op2	0000	reg	immd	1000	A	rotate left op1 by op2 bits
rotate right	ror op1, op2	0000	reg	immd	1001	A	rotate right op1 by op2 bits
load	lw op1, immd (op2)	1000	reg	reg	N/A	В	op1 = Mem [immd + op2]
							(sign extend immd)
Store	sw op1, immd (op2)	1011	reg	reg	N/A	В	Mem [immd + op2] = op1
							(sign extend immd)
branch on less than	blt op1, op2	0100	reg	immd.	N/A	С	if (op1 $<$ R0) then
							PC = PC + op2
							(sign extend op2 & shift left)
branch on grater than	bgt op1, op2	0101	reg	immd.	N/A	C	if(op1 > R0) then
							PC=PC+ op2
							(sign extend op2 & shift left)
branch on equal	beq op1, op2	0110	reg	immd.	N/A	C	if $(op1 = R0)$ then
							PC = PC + op2
							(sign extend op2 & shift left)
jump	jmp op1	1100	off		N/A	D	pc = pc + op1
							(S.E. op1 and left shift)
halt	Halt	1111		-	N/A	D	halt program execution

TABLE IV REGISTER FILE CONTROL SIGNALS

Signal	type	Operation
RA1	logic[4]	read address for port 1
RA2	logic[4]	read address for port 2
RD1	logic[16]	the 16 bit word at location write_address will be made available
RD2	logic[16]	the 16 bit word at location write_address will be made available
write_enable	logic	when asserted data from write_data is captured on the falling edge of the clock
write_address	logic[4]	the address data will be written to if write is to take place
write_data	logic[16]	the data to be written at the positive edge of the clock

IV. DATA PATH ORGANIZATION

A. Number of Pipe Stages

The number of pipe stages the the primary design challenge of the first phase. A great deal of the difficulty surrounded assumptions that had to be made in the selection of the number of pipe stages. Pipelined designs are used to split combinational work across stages using flip flops to allow for higher global clock frequencies. We had to choose the number of pipe stages, guessing the longest path in the design. Given our understanding of digital logic we estimate that the ALU's signed divider circuit will require the most time by a wide margin. Because we do not intend to design a pipelined divider this operation is an atomic unit for us.

Because the ALU is assumed to require the longest time there is no logic between the inputs, outputs and the pipe flops ensuring highest possible operating frequency for the system. All of the control logic is implemented in the first stage and is assumed to require less time than the divisor circuit.

B. Hazard detection and mitigation

The hazard detection unit is used to detect and handle any potential hazards that may occur due to pipelining. With the current three stage design, its outputs will be controlling register forwarding and stalling branch instructions for one cycle when a hazard is detected. The most common hazard with this design is a data hazard. This occurs when an instruction is dependent on data from a previous instruction that has not yet been written back to the register file. When this occurs, the hazard detection unit will decide which control signals must be high in order to forward the correct data to where it will be used. These conditions can be found in Table VI

TABLE V
HAZARD DETECTION UNIT INPUTS

Input	Output is high when the following conditions are met
r0_en	This bit comes from the ALU control in the first stage. It is high for a MULTIPLY or DIVIDE instruction
instr[15:12]	This is the OPCODE from the first stage
S2.instr[15:12]	This is the OPCODE from the second stage
S3.instr[15:12]	This is the OPCODE from the third stage
instr[11:8]	This is R1, typically the destination register address for instruction in first stage
instr[7:4]	This is R2, typically the source register address for instruction in first stage
S2.instr[11:8]	This is R1 of the second stage, typically the destination register
S3.instr[11:8]	This is R1 of the third stage, typically the destination register

TABLE VI HAZARD DETECTION UNIT CONTROL LOGIC

Signal	Output is high when the following conditions are met
haz0	Arithmetic or load followed two instructions later another arithmetic(Or STORE) using same destination register for R1.
haz1	Arithmetic or load directly followed by an arithmetic op with the R1 as the first destination.
haz2	Arithmetic or load directly followed by an arithmetic op with the R2 as the first destination.
haz3	Arithmetic or load followed 2 instructions later by an arithmetic op with the R2 as the first destination
haz4	An Arithmetic operation is followed directly by a branch instruction
haz5	LOAD is followed directly, or second instruction, by a branch instruction using the dest register for compare. Also if an arithmetic op was followed 2 instructions later by a branch instruction using it's dest register
haz6	Multiply or divide is followed directly by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz7	Multiply or divide is followed 2 instructions later by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz8	LOAD is followed directly by a STORE instruction using same reg for dest(load)/src(store)
haz9	LOAD is followed 2 instructions later by a STORE instruction using same reg for dest(load)/src(store)
haz10	Arithmetic instruction followed directly by a STORE instruction using same reg for dest/src
stall	LOAD is followed directly by a branch instruction using the dest register for compare

C. Stage 1

The first stage of this design contains nearly all of the control logic for processor. Since the path through the 16-bit signed divider of stage two is so long, a lot of control logic can be implemented without effecting the maximum frequency of the CPU. Much of this logic will be in parallel. The main control unit, the hazard detection unit, and most of the jump unit are all independent of each other and control separate signals. Most of the logic will be in the hazard detection unit, and will require inputs from all three stages before the outputs can drive anything.

1) Main Control Unit and Exception Handling: The main control unit is responsible for decoding the opcode of the current instruction and controlling the data path. The truth table for this logic can be found in Table VII. The exception handling logic is omitted from this table due to size and complexity.

Since the control unit is already handling the control signals for the halt operation, it also contains the logic to handle exceptions. There are three types of exceptions that are being handled; divide by zero, overflow, and unknown opcode.

The ALU will be in charge of detecting a divide by zero, or an overflow. If the operation is to be a 16 bit signed division, it will check the divisor for a 0 and assert a div0 signal there is is an attempt to divide by zero. If an overflow is detected, it will assert the overflow flag. Both of these signals are sent to the main control unit, where it will halt the system by gating all of the clock inputs to the flops. It will do the same for the halt instruction, or any opcode that is unknown.

- 2) Sign Extender: The sign extender in the first stage must be able to handle 4, 8, and 16 bit inputs from the different types of instructions. The main control unit will provide the control signals to let the sign extender know which bits to extend. The logic can be seen in Table X.
- 3) ALU Control Unit: The ALU control unit directly controls the operations of the ALU. It receives an ALUop bit from the main control unit to signal the use of the instruction's function code. If this bit is low, the ALU control signals will be determined by the function code, if it is high, the operation will be addition for the case of store and load instructions. For branching instructions, these signals don't matter because the main ALU results are not used. It would be more energy efficient to use another bit for those operations to completely shut off the ALU, but there are no energy constraints on our design.

There are 5 output signals from the ALU control unit, four of which are input signals to the main ALU that determine its operations. The fifth output bit, imm_b, is used to bring the immediate value from the instruction into the ALU for the shift and rotate functions. Since there are separate function for rotating left and right, there is no need to treat the immediate as a signed number and it is not sign extended.

4) Branching and Jump Control Unit: The jump control unit decides whether to take PC + 2 or PC + offset during a branch or jump instruction. This unit will be part of the critical path for this particular stage. Using the opcode input, it will determine what instruction is being performed and how to drive the jmp output based off the result from

the comparator if necessary. The comparator results will be valid after the register file has been indexed, any hazards have been dealt with, and the register contents have propagated through the comparator. The truth table can be seen in Table IX.

All of the branching and jumping logic is handled within this first stage thanks to the large division path of the second stage. The comparator will output either a 00 for equal, 01 for R1 ¿ R0, and a 10 for R1 ; R0. The jump control unit will compare those results to the opcode to determine whether or not a branch will be taken. If the opcode is for JMP, it will assert the jmp control bit no matter what the comparator says.

TABLE X
SIGN EXTENTION LOGIC TABLE

Input		Output
offset_sel[1]	offset_sel[0]	Action
0	0	nothing
0	1	extend 4 bits to 16
1	0	extend 8 bits to 16
1	1	extend 12 bits to 16

D. Stage 2

The entire second stage of this design belongs to the Arithmetic Logic Unit as seen in Figure ??. This ALU supports all of the operations listed in Table VIII. Its function is determined by the ALU_control in the first stage. The 16 bit signed division will be our longest combinatorial path between stages, so there is very little logic between the ALU and the flip-flops.

E. Stage 3

The third stage of this pipelined processor handles memory references and writes back to the register file as seen in stage 3. The main logic of this stage is contained in the main memory unit which is described in section two of this document.

V. SIMULATION AND VERIFICATION

A. Expected Results

We were given a small amount of assembly code to test our processor. We also received the initial values for the register file and main memory.

TABLE VII CONTROL LOGIC TRUTH TABLE

	Input				Output						
Instruction	instr[15]	instr[15]	instr[15]	instr[15]	ALUop	offset_sel[1:0]	mem2r	memwr	R0_read	reg_wr	se_imm_a
Type A	0	0	0	0	0	00	0	0	0	1	1
Load	1	0	0	0	1	10	1	0	0	1	0
store	1	0	1	1	1	10	0	1	0	0	0
BLT	0	1	0	0	0	10	0	0	1	0	1
BGT	0	1	0	1	0	10	0	0	1	0	1
BE	0	1	1	0	0	10	0	0	1	0	1
JMP	1	1	0	0	0	11	0	0	0	0	1
Halt	1	1	1	1	0	00	0	0	0	0	1

TABLE VIII
ALU CONTROL LOGIC TRUTH TABLE

Input						Output				
Instruction	ALUop	instr[3]	instr[2]	instr[1]	instr[0]	alu_ctrl[3]	alu_ctrl[2]	alu_ctrl[1]	alu_ctrl[0]	imm_b
SW/LW	1	X	X	X	X	0	0	0	0	0
Add	0	1	1	1	1	0	0	0	0	0
sub	0	1	1	1	0	0	0	0	1	0
AND	0	1	1	0	1	0	0	1	0	0
OR	0	1	1	0	0	0	0	1	1	0
MULT	0	0	0	0	1	0	1	0	0	0
DIV	0	0	0	1	0	0	1	0	1	0
SHL	0	1	0	1	0	0	1	1	0	1
SHR	0	1	0	1	1	0	1	1	1	1
ROL	0	1	0	0	0	1	0	0	0	1
ROR	0	1	0	0	1	1	0	0	1	1

TABLE IX
JUMP CONTROL LOGIC

	Input						Output
Instruction	instr[15]	instr[14]	instr[13]	instr[12]	cmp_result[1]	cmp_result[0]	jmp
BLT	0	1	0	0	0	0	0
BLT	0	1	0	0	0	1	1
BLT	0	1	0	0	1	0	0
BLT	0	1	0	0	1	1	0
BGT	0	1	0	1	0	0	1
BGT	0	1	0	1	0	1	0
BGT	0	1	0	1	1	0	0
BGT	0	1	0	1	1	1	0
BE	0	1	1	0	0	0	0
BE	0	1	1	0	0	1	0
BE	0	1	1	0	1	0	1
BE	0	1	1	0	1	1	0
JMP	1	1	0	0	0	0	1
JMP	1	1	0	0	0	1	1
JMP	1	1	0	0	1	0	1
JMP	1	1	0	0	1	1	1




Fig. 5: Pipeline Organization Stage One

```
ADD R1, R2
SUB R1, R2
OR R3, R4
AND R3, R2
MUL R5, R6
DIV R1, R5
SUB RO, RO
SLL R4, 3
SLR R4, 2
ROR R6, 3
ROL R6, 2
BEQ R7, 4
ADD R11, R1
BLT R7, 5
ADD R11, R2
BGT R7, 2
ADD R1, R1
ADD R1, R1
LW R8, 0(R9)
ADD R8, R8
SW R8, 2 (R9)
LW R10, 2 (R9)
ADD R12, R12
SUB R13, R13
ADD R12, R13
EFFF
```

../Paper/listings/program.asm

From the assembly code, we were able to translate it to binary program data to be loaded into


TABLE XI
REGISTER FILE CONTENTS

Register	Expected
R1	0F00
R2	0050
R3	FF0F
R4	F0FF
R5	0040
R6	0024
R7	00FF
R8	AAAA
R9	0000
R10	0000
R11	0000
R12	FFFF
R13	0002

TABLE XII
MAIN MEMORY CONTENTS

Address	Contents
00	2BCD
All Others	0000

program memory. We used the following file to load the program memory.



../source/Verif/program_memory.hex

After determining what the given program code would do by hand, we had a good idea of what to look for. We were able to verify the end contents of the memory module and register file as seen in Table XIII.

The assignment prompt said to display every important signal at the falling edge of the clock for the entire program. The test bench will output these values during simulation. This is far too much data to print on paper.

The give assembly program program will branch on the 16th instruction BGT which will skip 2

TABLE XIII
FINAL REGISTER FILE CONTENTS


Register	Expected	Simulated
R1	0001	0001
R2	0050	0050
R3	0050	0050
R4	21FE	21FE
R5	0900	0900
R6	0012	0012
R7	00FF	00FF
R8	597A	597A
R9	0000	0000
R10	597A	597A
R11	0051	0051
R12	FFFE	FFFE
R13	0002	0002

TABLE XIV
FINAL MAIN MEMORY CONTENTS

Address	Expected	Results
00	2BCD	
02	597A	
All Others	0000	

instructions. The program should halt on the 24th instruction because it is an unknown opcode which means the last two instructions will not finish. With this information we determined only 21 full instructions will run from start to finish. With 3 stages that should take 23 cycles. Our test bench system to shows the halt to occur on the 23rd cycle.

The main testbench in system_tb.sv contains many singular tests up until 282ps. This is where the main assembly program starts running.



VI. DESIGN SOURCE CODE

A. Top Level

```
module top (
        input wire clk,
        input wire rst
        import types pkg::*;
        import alu_pkg::*;
        //| Stage One
       reg
                         s1_R0_en;
       types_pkg::memc_t s1_memc;
                         s1_reg_wr;
16
       reg
                         halt_sys;
        req
                         stall;
        in_t
                         s1_alu_inputs;
       uword
                         s1_R1_data;
s1_instruction;
20
       uword
                          s2_instruction;
       control e
                         s1_alu_control;
       //| Stage Two
       memc_t
                         s2 memc:
       wire
                         s2_reg_wr;
       status_t
                          stat;
28
        //| stage 3
                         s3_reg_wr;
       memc_t
                         s3 memc:
       uword
                          s3_R1_data;
       uword
                          s3_instruction;
                [31:0] s3_data;
       wire
        reg
                          s3_R0_en;
        reg
                         s1_haz2;
s1_haz1;
       reg
                         s1_haz8;
                [31:0] s2_alu_result; s2_R1_data;
       wire
       uword
                         s3_alu;
44
       stage_one st1(
            .clk(clk),
            .s3_data(s3_data),
            .s3_instruction(s3_instruction),
            .s2_R0_en(s1_R0_en),
            .s3_R0_en(s3_R0_en),
.s2_alu(s2_alu_result),
            .memc(memc),
            .div0(stat.div0),
.overflow(stat.overflow),
            .s3_{\rm reg}_wr(s3_{\rm reg}_wr),
            .s3_mem2r(s3_memc.mem2r),
            //outputs
            .out_memc(s1_memc),
60
            .out_R1_data(s1_R1_data),
            .out_reg_wr(s2_reg_wr),
.halt_sys(halt_sys),
            .stall(stall),
64
            .out alu(s1 alu inputs),
            .out_haz1(s1_haz1),
            .out haz2(s1 haz2),
            .out_haz8(s1_haz8),
            .out_R0_en(s1_R0_en),
            .out alu ctrl(s1 alu control),
            .out_instr(s1_instruction)
       );
            .rst(rst).
76
            .clk(clk),
            .halt_sys(halt_sys),
            .stall(stall),
80
            .in alu(s1_alu_inputs),
            .in_R1_data(s1_R1_data),
            .in_R0_en(s1_R0_en),
84
            .in instr(s1 instruction),
            .in_memc(s1_memc),
            .in_reg_wr(s2_reg_wr),
            .haz1(s1 haz1),
            .haz2(s1_haz2),
            .haz8(s1 haz8),
            .s3 data(s3 data),
            .alu_control(s1_alu_control),
92
            .out_reg_wr(s3_reg_wr),
```

```
.out_memc(s2_memc),
            .out_alu_result(s2_alu_result), // for reg forwarding
            .out_alu(s3_alu),
            .out_alu_stat(stat),
            .out_R1_data(s2_R1_data),
            .out_R0_en(s3_R0_en),
            .out_instr(s2_instruction)
       stage three st3(
           .clk(clk),
            .rst(rst),
            .memc(s2 memc).
            .instruction(s2_instruction),
108
            .r1_data(s2_R1_data),
            .halt_sys(halt_sys),
            .alu(s3_alu),
.out_memc(s3_memc),
            .r0_en(s3_R0_en),
            .instruction_out(s3_instruction),
            .out_r0_en(),
.r1_data_out(s3_R1_data),
            .data(s3_data)
20 endmodule
```

../source/Design/top.sv

```
import alu_pkg::*;
      typedef logic [15:0] uword;
      typedef enum logic[1:0]{
                               = 2'b00.
              GREATER
              LESS
                              = 2'b01,
              EQUAL
                              = 2'b11
              UNKNOWN
      } result_t;
12
      typedef enum logic[3:0]{
                     = 4'b0000,
= 4'b1000,
          ARITHM
          LW
16
                      = 4'b1011.
          SW
                      = 4'b0101,
          BGT
                      = 4'b0110,
          BE
          HALT
                      = 4'b1111
      } opcode_t;
      24
28
           TWELVEBIT
      // Status flags for ALU
32
      \ensuremath{//} sign asserted when positive
      typedef struct{
           logic memwr;
          logic mem2r;
      ) memc t;
  endpackage
```

../source/Design/types_pkg.sv

```
package alu_pkg;
       typedef logic signed [15:0] word 16;
       typedef enum logic[3:0]{
           MULT= 4'h1,
DIV = 4'h2,
ROL = 4'h8,
            ROR = 4'h9,
           SHL = 4'hA,
10
           SHR = 4'hB,
           AND = 4'hD,
           SUB = 4'hE,
            ADD = 4'hF
       } control_e;
18
       // Status flags for ALU
       // sign asserted when positive
       typedef struct{
           logic sign;
            logic
                    overflow:
           logic
                   zero;
```

```
logic div0;
} status_t;

78

// Status flags for ALU
// sign asserted when positive
typedef struct{
    word_16 a;
    word_16 b;
} in_t;

34 endpackage

86
```

../source/Design/alu_pkg.sv

B. Stage One

```
module stage one (
        input wire
                            rst,
           input wire [15:0] s3_instruction,
          input wire
                              s2_R0_en,
                              s3_R0_en,
          input wire [31:0] input wire [31:0]
                                                                         106
                               s3 data,
          input wire
                              div0.
          input wire
                              overflow,
                                                                         110
                               s3 rea wr.
          input wire
          input wire
18
          //flopped outputs
                               stall.
          output req
                              halt_sys,
          output types_pkg::memc_t out_memc,
           output reg
                              out_reg_wr,
                              _t out_alu, out_haz1,
          output alu_pkg::in_t
          output reg
           output reg
                              out_haz2,
          output rea
                              out haz8.
          output reg
                              out_R0_en,
          output types_pkg::uword
          output types_pkg::uword
                                      out_R1_data,
          output types_pkg::memc_t memc
34
       import types_pkg::*;
    import alu_pkg::*;
                                                                          130
       //| Local logic instantiations
      uword PC_address;
      logic [15:0] instruction;
      opcode_t
                      opcode:
                     func_code;
      control_e
46
      sel t
                     offset sel;
               [15:0] offset_se;
       wire
               [15:0] offset_shifted;
                                                                          142
50
               [15:0] cmp_a;
      wire
               [15:0] cmp_b;
      result t
                      cmp_result;
                                                                          146
      wire
               [15:0] PC_no_jump;
      wire
               [15:0] PC jump;
               [15:0] PC_next;
      uword
                  R1 data;
                R1_data_muxed;
               [15:0] r2_data;
      wire
                                                                          154
               [10:0] haz;
      wire
    wire
              R0_en;
66
            R0_read;
    memc t
               s3 memc;
            ALUop;
    reg
    reg
            reg_wr;
    req
            se_imm_a;
                alucontrol;
            immb:
    req
    req
            jmp;
            alu_muxed;
      assign opcode = opcode_t'(instruction[15:12]);
```

```
assign func_code = control_e'(instruction[3:0]);
//| Stage 1 Flip-Flop
always_ff@ (posedge clk or posedge rst) begin: stage_A_flop
    if (rst) begin
        out memc
                         <= 1'd0;
<= 16'd0;
        out_reg_wr
        out alu.a
                          <= 16'd0;
        out alu.b
        out_R1_data
                         <= 16'd0;
<= 1'b0;
        out haz1
        out haz8
                          <= 1'b0;
                          <= 1'd0;
        out R0 en
        out_alu_ctrl
                          <= ADD;
 out_instr <= 8'd0; // Top 8 bits of instruction // If rst is asserted, we want to clear the flops
        if(halt_sys || stall) begin
             // Stay the same value. System is halted.
        else
                              // Flop the input
            out memc
                             <= memc:
                              <= reg_wr;
             out_reg_wr
             out_alu
out_R1_data
                              <= alu_muxed;
                              <= R1_data_muxed;
                              <= haz[1];
             out_haz1
             out_haz2
                              <= haz[2];
                              <= haz[8];
             out_haz8
             out_R0_en
                              <= R0_en;
             out_alu_ctrl
                             <= alucontrol:
                              <= instruction;
             out_instr
//| PC adder instantiation
adder pc_adder(
    .pc(PC_address),
    .offset (16'd2),
    .sum(PC_no_jump)
//| Jump adder instantiation
adder jump_adder(
    .pc(PC_no_jump),
    .offset(offset_shifted),
    .sum(PC_jump)
//| Memory Instantiations
mem_program program_memory(
    .address(PC_address),
    .data_out (instruction)
reg_program_counter pc_reg(
    .rst(rst),
    .halt_sys(halt_sys), // Control signal from main control
 to halt cpu .stall(stall),
                             // Control signal from hazard unit
  to stall for one cycle
    mem_register register_file (
    .rst(rst),
    .halt_sys(halt_sys),
    .R0_read(R0_read),
    .ra1(instruction[11:8]),
.ra2(instruction[7:4]),
    .write_en(s3_reg_wr \mid \mid s3_mem2r),
    .R0_en(s3_R0_en),
    .write_address(s3_instruction[11:8]), // r1 address
    .write_data(s3_data),
    .rd1(R1 data).
    .rd2(r2 data)
);
//| Main Control Unit
```

90

0.4

```
.out (PC next)
        control_main Control_unit(
170
             .opcode(opcode),
             .func(func code),
                                                                                        //| Mux before comparator with R1
             .overflow(overflow).
174
                                                                                        mux #(
             .ALUop(ALUop),
                                                                                            .SIZE(16),
             .offset_sel(offset sel),
                                                                                             .IS3WAY(1)
                                                                                        ) mux1 (
178
             .mem2r(memc.mem2r),
                                                                                            .sel({haz[4], haz[5]}),
             .memwr (memc.memwr).
             .halt_sys(halt_sys)
             .reg_wr(reg_wr),
                                                                                            .in2(s2_alu[15:0]),
182
             .RO read(RO read).
                                                                                            .in3(s3 data[15:0]).
            .se_imm_a(se_imm_a)
                                                                                            .out(cmp_a)
186
        control_alu alu_control(
             .func(func_code),
                                                                                        //\ | Mux before comparator with R2
            .ALUop (ALUop),
190
            .alu ctrl(alucontrol),
                                                                                        mux #(
             .immb(immb),
            .R0_en(R0_en)
                                                                                             .IS3WAY(1)
        );
                                                                                        ) mux2 (
194
                                                                                            .sel({haz[6], haz[7]}),
        control_jump jump_unit(
            .cmp result(cmp result).
                                                                                            .in1(r2 data).
                                                                                            .in2(s2_alu[31:16]),
            .opcode (opcode),
198
                                                                                 286
                                                                                            .in3(s3_data[31:16]),
            .jmp(jmp)
                                                                                             .out(cmp_b)
202
        //| Hazard Detection Unit
                                                                                        //| Mux for R1_data
        control_hazard_unit HDU(
            .s2_R0_en(s2_R0_en),
             .s3 R0 en(s3 R0 en),
                                                                                            .SIZE(16),
.IS3WAY(1)
206
            .opcode (opcode),
          .s2\_opcode\left(opcode\_t'\left(out\_instr[15:12]\right)\right), // s2 and s3 instructions hold
                                                                                        ) mux3 (
                                                                                            .sel({haz[10], haz[9]}),
            . \verb|s3_opcode(opcode_t'(s3_instruction[15:12]))|, // \verb|top| 8 bits|\\
         of that instr
                                                                                             .in1(R1_data),
210
                                                                                             .in2(s2_alu[15:0]),
             .rl(instruction[11:8]),
                                                                                             .in3(s3_data[15:0]),
             .r2(instruction[7:4]).
            .s2_r1(out_instr[11:8]),
                                                                                            .out(R1_data_muxed)
214
            .haz(haz),
                                                                                        //| Mux for ALU_a
            .stall(stall)
218
                                                                                            .SIZE(16),
        //| Sign Extending unitw
                                                                                             .IS3WAY(1)
                                                                                             .sel({haz[0], se_imm_a}),
        sign_extender sign_extend(
                                                                                            .in1(R1_data),
            .offset_sel(offset_sel),
                                                                                             .in2(s3_data[15:0]),
         .input_value(instruction[11:0]), // 11:0 to handle all 3 different sized offsets.
                                                                                          .in3(offset_se),
226
                                                                                            .out(alu_muxed.a)
            .se value(offset se)
                                                                                 318
                                                                                        );
                                                                                        //| Mux for ALU_B
230
        //| Shift Left Unit
                                                                                        mux #(
        shift_one shift1(
                                                                                            .SIZE(16),
            .in(offset_se)
234
             .out(offset_shifted)
                                                                                        ) mux5 (
                                                                                 326
                                                                                            .sel({immb, haz[3]}),
                                                                                             .in1(r2_data),
                                                                                             .in2({12'd0, instruction[7:4]}),
                                                                                             .in3(s3_data[15:0]),
238
        //| Comparator
                                                                                             .out(alu_muxed.b)
        comparator cmp(
            .in1(cmp_a),
242
                                                                                 334 endmodule
            .in2(cmp_b),
            .cmp_result(cmp_result)
                                                                                                   ../source/Design/stage_one.sv
        );
246
        //| Mux
                                                                                    module adder(
                                                                                                          [15:0] pc,
                                                                                        input logic
        mux #(
                                                                                        input logic
                                                                                                          [15:0] offset,
            .SIZE(16),
             .IS3WAY(0)
                                                                                                         [15:0] sum
        )Mux0(
            .in1(PC_no_jump),
.in2(PC_jump),
254
                                                                                        logic overflow; // If there is an overflow, that is bad!
                                                                                        assign {overflow, sum} = pc + offset;
```

endmodule

../source/Design/adder.sv

```
module control hazard unit (
       input wire
                                   s3_R0_en,
        input types pkg::opcode t
                                                 opcode,
        input types_pkg::opcode_t
                                                 s2_opcode,
       input types_pkg::opcode_t
                                                 s3_opcode,
       input wire
                          [3:0]
                                   r2.
        input wire
                          [3:0]
        input wire
                          [3:0]
13
       output logic
       output logic
   );
     import alu_pkg::*;
     import types pkg::*;
     logic stall logic:
     logic haz0, haz1, haz2, haz3, haz4, haz5, haz6, haz7, haz8,
      haz9, haz10;
     // Arithmetic or load followed two instructions later
     // another arithmetic(Or STORE) using same destination
     // register for R1.
     assign haz0 = ((opcode == ARITHM))
              &&((s3_opcode == ARITHM))
              &&((r1 == s3_r1));
     assign haz[0] = (haz0) ? 1'b1 : 1'b0 ;
     // Arithmetic or load directly followed by an arithmetic
// op with the R1 as the first destination.
assign haz1 = ((opcode == ARITHM))
    &&((s2_opcode == ARITHM))|(s2_opcode == LW))
    &&((r1 == s2_r1));
     assign haz[1] = (haz1) ? 1'b1: 1'b0;
41
        Arithmetic or load directly followed by an arithmetic
     // op with the R2 as the first destination.
assign haz2 = ((opcode == ARITHM))
              &&((s2_opcode == ARITHM)||(s2_opcode == LW))
     \&\&((r2 == s2_r1));
assign haz[2] = (haz2) ? 1'b1: 1'b0;
49
     // Arithmetic or load followed 2 instructions later by an
      // arithmetic op with the R2 as the first destination
     assign haz[3] = (haz3) ? 1'b1: 1'b0;
      // An Arithmetic operation is followed directly by a
     // branch instruction
     assign haz4 = ((opcode == BE) | | (opcode == BLT) | | (opcode == BGT))
              &&((s2_opcode == ARITHM))
     &&(r1 == s2_r1);
assign haz[4] = (haz4) ? 1'b1: 1'b0;
61
     // LOAD is followed directly, or second instruction, by \ensuremath{\text{a}}
     // branch instruction using the dest register for compare.
      // Also if an arithmetic op was followed 2 instructions
     // later by a branch instruction using its dest register
assign haz5 = ((opcode == BE) || (opcode == BET) || (opcode == BGT))
              &&((s3_opcode == LW)||(s2_opcode == LW)||(s3_opcode ==
               &&((r1 == s2_r1)||(r1 == s3_r1)&&!(s2_opcode == LW));
     assign haz[5] = (haz5 && !haz4) ? 1'b1: 1'b0;
      // Multiply or divide is followed directly by a branch
     // instruction(What registers they specify does not matter. 
 // This is for RO which is implicitly used by all 3 types)  
     // Multiply or divide is followed 2 instructions later by
      // a branch instruction(What registers they specify does
81
     // not matter. This is for RO which is implicitly used by
     // all 3 types)
     assign haz7 = ((opcode == BE) || (opcode == BLT) || (opcode == BGT))
     &&((s3_R0_en)); // Only if MULT or DIV assign haz[7] = (haz7) ? 1'b1: 1'b0;
85
        // These LW/SW things might be checking the wrong registers
        // Check here if problems occur
```

```
// LOAD is followed directly by a STORE instruction
     // using same reg for dest(load)/src(store)
    assign haz8 = ((opcode == SW))
    // LOAD is followed 2 instructions later by a STORE
    // instruction using same reg for dest(load)/src(store)
assign haz9 = ((opcode == SW))
                       &&((s3_opcode == LW))
    \&\&((r1 == s3_r1)) | | (r2 == s3_r1)); assign haz[9] = (haz9 && !haz10) ? 1'b1: 1'b0;
    // Arithmetic instruction followed directly by a STORE
    // instruction using same reg for dest/src
    assign haz10 = ((opcode == SW))
                       &&((s2_opcode == ARITHM))
&&((r1 == s2_r1)||(r2 == s2_r1));
    assign haz[10] = (haz10) ? 1'b1: 1'b0;
    // LOAD is followed directly by a branch instruction
// using the dest register for compare
assign stall_logic = ((opcode == BE)||(opcode == BLT)||(opcode
      == BGT))
                       &&((s2_opcode == LW))
                        &&((r1 == s2_r1)||(r2 == s2_r1));
    assign stall = (stall_logic) ? 1'b1: 1'b0;
endmodule
```

../source/Design/control_hazard_unit.sv

```
module control_jump(
       input types pkg::result t
                                    cmp result.
       input types_pkg::opcode_t
                                   opcode,
       output logic
8 import types_pkg::*;
  always comb begin
      case (opcode)
          BLT:
               if(cmp_result == LESS)
                   jmp = 1'b1;
               else
16
                   jmp = 1'b0;
               if (cmp_result == GREATER)
                   jmp = 1'b1;
                   jmp = 1'b0;
               if(cmp_result == EQUAL)
24
                   jmp = 1'b1;
                   jmp = 1'b0;
           JMP:
               jmp = 1'b1;
           default.
              jmp = 1'b0;
32 end
  endmodule
```

../source/Design/control_jump.sv

```
module control main(
    input types_pkg::opcode_t
                                   func,
    input alu_pkg::control_e
    input wire
                                   div0,
                                   overflow,
                                   ALUop,
    output logic
    output types_pkg::sel_t
                                   offset_sel,
    output logic output logic
                                  mem2r.
    output logic
                                   halt_sys,
    output logic
                                   req_wr,
    output logic
                                   R0_read,
    output logic
                                   se_imm_a
);
    import types_pkg::*;
    import alu pkg::*;
    always comb begin
        if (div0 || overflow) begin // Exception
             ALUop = 1'b0;
             offset_sel = NONE:
             mem2r = 1'b0;
```

```
memwr = 1'b0;
halt_sys = 1'b1;
reg_wr = 1'b0;
                    R0_read = 1'b0;
                    se_imm_a = 1'b0;
               else begin
                    case (opcode)
                          ARITHM: begin
                               ALUop = 1'b0;
 34
                                if ((func == ROR) | | (func == ROL) | | (func ==
            SHL) | | (func == SHR) )
                                    offset sel = FOURBIT:
                                    offset_sel = NONE;
                               mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b1;
                                R0_read = 1'b0;
                                se_imm_a = 1'b0; // Not soooo sure bout this one
                          end
 46
                          LW: begin
                               ALUop = 1'b1;
                               offset_sel = FOURBIT;
                               mem2r = 1'b1;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b1;
                                R0_read = 1'b0;
                                se_imm_a = 1'b1;
                          SW: begin
                               ALUop = 1'b1;
                               offset_sel = FOURBIT;
mem2r = 1'b0;
memwr = 1'b1;
                               halt_sys = 1'b0;
reg_wr = 1'b0;
                               R0\_read = 1'b0;
                               se_imm_a = 1'b1;
 66
                          BLT: begin
                               ALUop = 1'b1;
                               offset_sel = EIGHTBIT;
                               mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b0;
                                R0_read = 1'b1;
                               se_imm_a = 1'b1;
                               ALUop = 1'b1;
                               offset_sel = EIGHTBIT;
                               mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b0;
R0_read = 1'b1;
                                se_imm_a = 1'b1;
 86
                          BE: begin
                               ALUop = 1'b1;
                               offset_sel = EIGHTBIT;
mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b0;
                                R0_read = 1'b1;
                                se_imm_a = 1'b1;
 94
                               ALUop = 1'b1;
                               offset_sel = TWELVEBIT;
                               mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b0;
reg_wr = 1'b0;
                               R0_read = 1'b0;
                                se_imm_a = 1'b1;
                          HALT: begin
106
                               ALUop = 1'b0;
                               offset_sel = NONE;
mem2r = 1'b0;
memwr = 1'b0;
                               halt_sys = 1'b1;
reg_wr = 1'b0;
                                R0_read = 1'b0;
                                se_imm_a = 1'b1;
114
                          default: begin
                                                     // Exception
                               ALUop = 1'b0;
                               offset_sel = NONE;
                               mem2r = 1'b0;
                               memwr = 1'b0;
```

../source/Design/control_main.sv

```
module comparator(
   input wire [15:0] in1,
   input wire [15:0] in2,
   output types_pkg::result_t cmp_result

6 );
   import types_pkg::*;
   assign cmp_result = (in1 > in2) ? GREATER :
        (in1 < in2) ? LESS :
        (in1 == in2) ? EQUAL :
        UNKNOWN;

14 endmodule</pre>
```

../source/Design/comparator.sv

```
module control alu(
      input alu_pkg::control_e
      input wire
                                    ALUop,
      output alu_pkg::control_e
                                    alu ctrl
      output logic
                                    immb,
      output logic
                                    R0 en
  );
      import alu_pkg::*;
10
      assign immb = ((func == ROR)||(func == ROL)||(func ==
       SHR) | | (func == SHL));
      assign R0_en = ((func == MULT) || (func == DIV));
      assign alu_ctrl = (ALUop) ? ADD : func;
```

../source/Design/control_alu.sv

```
module mem_program(
    input wire [15:0] address,
    output logic[15:0] data_out
);

logic rst = 0;

logic [7:0] memory[100:0] = '{default:8'b0}; // Memory block.
    16 bit address with 16 bit data

assign data_out = {memory[address], memory[address+1]}; //
    Always read the data from the address
endmodule
```

../source/Design/mem_program.sv

```
module mem_register(
      input wire
                           rst,
       input wire
      input wire
                           halt_sys,
       input wire
                   [3:0]
                           ral.
      input wire
                   [3:0]
                           ra2,
       input wire
                           write en.
       input wire
                           R0_en,
       input wire
                   [3:0]
                           write_address,
       input wire [31:0] write_data,
       output logic[15:0]
16
       output logic[15:0]
                           rd2
               [15:0]
                           write data high;
       req
20
                           write_data_low;
       reg
       reg
                           clockg;
               [15:0]
                           registers[31:0];
                                               // Memory block. 4 bit
        address with 16 bit data
       logic
              [15:0]
                           zregisters[31:0] =' {default:0};
```

```
assign {write data high, write data low} = write data;
        Split the input data into two words
28
       //generates clock that will only allow writes when they are
       always_comb begin: clock_gating
       clockg = (halt_sys == 1'b1|| write_en == 1'b0)?1'b0:clk;
        //flop clock gated
       //Combinatorial read logic
       always_comb begin: memory_read_logic
           rd1 = registers[ra1]; // Always read the data from the
          rd2 = (R0 read) ? registers[0] : registers[ra2];
36
        if RO_read is high then RO contents are output at r2
       //sequential write logic.
40
      always_ff@(posedge clockg, posedge rst) begin: mem_reg_flop
    if (rst == 1'b1) begin
               registers <= zregisters;// If rst is asserted, we want
        to clear the flops
          end
44
           else begin// Write data to reg, and write top 16 bits to RO
        if R0_en is high
               if (R0_en) registers[0] <= write_data_high;</pre>
               registers[write_address] <= write_data_low;
                                                                 // Flop
        the input
          end
      end
48
   endmodule
```

../source/Design/mem_register.sv

```
#(parameter SIZE = 16, parameter IS3WAY = 1)(
   input wire [IS3WAY:0]
   input wire [(SIZE - 1):0]
   input wire [(SIZE - 1):0]
   input wire [(SIZE - 1):0]
                               in3.
   output logic [(SIZE - 1):0] out
);
    always_comb begin
                              //3 to one mux
       if(IS3WAY) begin
           case (sel)
               2'b00:
                   out = in1;
               2'b10:
                   out = in2:
               2'b01:
                   out = in3;
               2'b11: begin
                  out = 32'bX;
           endcase
       else begin
           case (sel)
                             // 2 to one mux
                   out = in1;
               1'b1:
                   out = in2;
           endcase
       end
   end
endmodule
```

../source/Design/mux.sv

```
module reg_program_counter(
   input wire clk.
   input wire rst,
   input wire halt_sys,
                      // Control signal from main control to
    halt cpu
   input wire stall,
                        // Control signal from hazard unit to
    stall for one cycle
   output logic [15:0] out_address // Current PC address
);
   always_ff@ (posedge clk or posedge rst) begin:
    program_counter_flop
      if (rst) begin
          out_address <= 16'd0;
      end
      else begin
```

```
if(halt_sys || stall)
    out_address <= out_address; // Stay the same value.
System is halted.
    else
    out_address <= in_address; // Flop the input
    end
    end
endmodule</pre>
```

../source/Design/reg_program_counter.sv

```
module shift_one(
    input wire [15:0] in,

4    output logic [15:0] out
);
    assign out = {in << 1};
endmodule</pre>
```

../source/Design/shift_one.sv

```
module sign_extender(
                                       offset sel,
       input types pkg::sel t
       input wire
                               [11:0] input_value,
       output logic
                               [15:0] se_value
       import types_pkg::*;
       always_comb begin
          case (offset sel)
              NONE:
                  se_value = {4'h0, input_value};
              FOURBIT:
                   if (input_value[3]) // Might not be sign extending
        these correctly
15
                      se_value = {12'hfff, input_value[3:0]};
                       se value = {12'h000, input value[3:0]};
19
              EIGHTBIT:
                  if (input_value[7]) // Might not be sign extending
        these correctly
                       se_value = {8'hff, input_value[7:0]};
                       se_value = {8'h00, input_value[7:0]};
              TWELVEBIT:
                   if (input_value[11]) // Might not be sign extending
        these correctly
27
                       se_value = {4'hf, input_value[11:0]};
                       se value = {4'h0, input value[11:0]};
  endmodule
```

../source/Design/sign_extender.sv

C. Stage Two

```
module stage_two(
           input rst,
           input clk,
           input reg halt_sys,
           input reg stall,
           input types pkg::memc t in memc.
           input alu_pkg::in_t in_alu,
           input alu_pkg::control_e alu_control,
           input [15:0] in_R1_data,
12
           input in_R0_en,
           input wire [15:0] in_instr,
           input wire haz1,
           input wire haz2,
           input wire haz8,
           input wire [31:0] s3_data,
           input wire in_reg_wr,
           output reg out_reg_wr,
20
           output types pkg::memc t out memc,
           output reg [31:0] out_alu,
           output reg [31:0] out_alu_result,
           output reg [15:0] out_R1_data,
           output reg out_R0_en,
           output reg [15:0] out instr.
           output alu_pkg::status_t out_alu_stat
```

```
import alu_pkg::*;
        import types_pkg::*;
        control_e alucontrol;
       integer aluout;
             [15:0] in_R1_data_muxed;
36
       in t alu muxed:
        assign out_alu_result = aluout;
       //| Stage B flip flop
//| ==========
40
        always_ff@ (posedge clk or posedge rst) begin: stage_B_flop
            if (rst) begin
                out_memc
                                 <= memc_t'(2'd0);
                                <= 32'd0;
<= 16'd0;
44
                out_alu
                out_R1_data
                out_R0_en
                                <= 1'd0;
                out instr
                                <= 8'd0;
                                             // Top 8 bits of
         instruction // If rst is asserted, we want to clear the flops
48
               out_reg_wr
                               <= 1'd0;
           end
           else begin
                if(halt_sys || stall) begin
                    // Stay the same value. System is halted.
                else
                                     // Flop the input
                    out memc
                                     <= in memc;
                                     <= aluout;
                    out_alu
                    out_R1_data
                                     <= in_R1_data_muxed;
                                     <= in_R0_en;
                    out_R0_en
                    out_instr
                                     <= in_instr;
60
                    out_reg_wr
                                    <= in_reg_wr;
           end
       end
       mux #(
           .SIZE(16),
            .IS3WAY(0)
           .sel(haz1),
68
            .in1(in_alu.a),
            .in2(s3_data[15:0]),
            .in3(16'b0).
72
            .out(alu_muxed.a)
       ):
76
           .SIZE(16),
            .IS3WAY(0)
       ) muxb (
           .sel(haz2),
80
            .in1(in_alu.b),
           .in2(s3_data[15:0]),
.in3(16'b0),
84
            .out(alu_muxed.b)
       );
       mux #(
88
           .SIZE(16),
            .IS3WAY(0)
       ) muxc (
           .sel(haz8),
92
            .in1(in_R1_data),
            .in2(s3_data[15:0]),
                                                                              12
            .in3(16'b0),
96
            .out(in R1 data muxed)
100
       //| ALU instantiation
       alu main alu(
                   (alu_muxed),
104
            .control(alu control).
           .stat (out_alu_stat),
.out (aluout)
                                                                              24
           .out
       );
108
   endmodule
```

../source/Design/stage_two.sv

```
module alu(
   input alu_pkg::in_t in,
   input alu_pkg::control_e control,

   output alu_pkg::status_t stat,
   output integer out
);
```

```
import alu_pkg::*;
        logic carry;
        logic signed [17:0] arith;
        always_comb begin
            case (control)
                 OR : out = {16'b0, in.a | in.b};
                 AND : out = {16'b0, in.a & in.b};
                 MULT: out = in.a * in.b;
                 ROL: out = {16'b0, ({in.a, in.a} << in.b$16)}[31:16];
ROR: out = {16'b0, ({in.a, in.a} >> in.b$16)};
SHL: out = {16'b0, in.a << in.b};
                 SHR : out = {16'b0, in.a >> in.b};
                 SUB : begin
                     arith = in.a - in.b;
                     out = {16'b0, arith[15:0]};
26
                 ADD : begin
                     arith = in.a + in.b;
                     out = \{16'b0, arith[15:0]\};
30
                 DIV : begin
                     if(in.b != 0) begin
  out[15:0] = in.a / in.b;
                          out[31:16] = in.a % in.b;
                     end
                     else begin
                          out = 32'b0;
                          assert(0);
                     end
                end
             endcase
42
       always_comb begin:flag_logic
            stat.zero = !(|out);
stat.div0 = ((control == DIV)&&(in.b == 32'd0)) ? 1'b1 :
46
            stat.overflow = (control == ADD || control == SUB) ?
         arith[17] ^arith[16] : 1'b0;
            if(control == MULT) stat.sign = out[31];
                                   stat.sign = out[15];
50
       end
   endmodule
```

../source/Design/alu.sv

D. Stage Three

```
module stage three(
       input
       input
              wire
                                    rst,
       input
              types pkg::uword
                                    instruction,
                     [31:0]
               reg
                                    alu.
               types_pkg::memc_t
       input
                                    memc,
                                    r1_data,
               types_pkg::uword
       input
       input
               wire
                                    r0_en,
                                    halt_sys,
       input
       output
                       [31:0]
                                    data,
              types_pkg::uword
       output
                                    r1_data_out,
              types_pkg::memc_t
                                    out_memc,
       output
                                    out r0 en,
      output types_pkg::uword
                                    instruction_out
  );
       import types_pkg::*;
       logic [15:0] data_muxed;
      uword
                       mem data;
       opcode_t
                              = {alu[31:16], data_muxed[15:0]};
       assign data
       assign out_r0_en
                            = r0_en;
= memc;
       assign out memc
       assign instruction_out = instruction;
       assign r1_data_out = r1_data;
assign opcode = opcode_t'(instruction[15:12]);
          .SIZE(16),
           .IS3WAY(0)
       ) mux9 (
          .sel(memc.mem2r),
36
           .in1(alu[15:0]),
           .in2(mem data).
           .in3(16'b0),
           .out(data muxed[15:0])
```

```
//| Main Memory

//| 
mem_main main_memory(
    .rst(rst),
    .clk(clk),
    .halt_sys(halt_sys),

.write_en(memc.memwr),
    .address(alu[15:0]),

.write_data(r1_data),
    .data_out(mem_data)

);

endmodule

31
```

../source/Design/stage_three.sv

```
Main memory block
   // Word addressable (16-bit)
                                                                               39
  module mem main (
       input wire
                             clk.
       input wire
                            halt_sys,
                                                                               43
       input wire
                            write en,
       input wire [15:0] address,
15
       input wire [15:0] write data,
       output logic[15:0] data_out
  );
19
       logic
               [7:0] memory[65536:0]; // Memory block. 16 bit address
         with 16 bit data
       logic [7:0] shadow_memory[65536:0] = '{default:0};
       always_comb begin: clock_gating
       clockg = (halt_sys == 1'b1|| write_en == 1'b0)?1'b0:clk;
//flop clock gated
                                                                               59
27
       always_comb begin: memory_read_logic
        data_out = {memory[address], memory[address +1]};  //
Always read the data from the address
       always_ff@(posedge clockg ,posedge rst) begin:
        memory_rst_and_write
           if (rst == 1'b1) memory <= shadow memory; // If rst is
         asserted, we want to clear the flops
                                                                               67
           else if (write_en)
                                         {memory[address],
        memory[address +1]} <= write_data;
                                                 // Flop the input
   endmodule
```

../source/Design/mem main.sv

VII. VERIFICATION SOURCE CODE

```
// ALU test bench
                                                                                        83
// This module generates random stiumlus for ALU both data and
      control lines
// through testing is ensured by simulation coverage metrics
                                                                                        87
      collected by VCS
import alu_pkg::*;
import types_pkg::*;
//'define VERBOSE
//'define BOUNDED INPUTS
//called by check_alu_outputs to print debug updates
task static print_alu_state(string ident, integer result, control_e control, in_t in, integer out, status_t stat, reg ov);
     // different print formats for different functions
    case (control)
              $display("%s -- time %4d - op: %s", ident, $time(),
      control.name);
       $display("s:\%b o:\%b, z:\%b -- Expected: s:\%b o:\%b, z:\%b", stat.sign, stat.overflow, stat.zero, result[31], ov,
       !(|result));
```

```
$display("%11d - %b", in.a,in.a);
$display("%11d - %b", in.b,in.b);
                $display("%11d - %b <-- result", out[31:0], out[31:0]);
$display("%11d - %b <-- expected \n", result[31:0],</pre>
       result[31:0]);
          end
          DIV: begin
                $display("%s -- time %4d - op: %s", ident, $time(),
       control.name);
                $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b,
        z:%b", stat.sign, stat.overflow, stat.zero, result[15], ov,
                $display("%11d - %b", in.a,in.a);
$display("%11d - %b", in.b,in.b);
                $\frac{\pmathrm{\text{sdisplay}("========");}}{\pmathrm{\text{sdisplay}("\hat{\text{sl1}} d - \hat{\text{b}} <-- result", out[15:0], out[15:0]);}}{\pmathrm{\text{sdisplay}("\hat{\text{sl1}} d - \hat{\text{b}} <-- expected \n", result[15:0],}}
       result[15:0]);
          end
           default :begin  $display("%s -- time %4d - op: %s", ident, $time(), 
       control.name);
       $\frac{1}{\simple \text{sisplay}}(\mathbb{n}:\skb o:\skb, z:\skb -- \text{Expected: s:\skb o:\skb, z:\skb", stat.sign, stat.overflow, stat.zero, result[15], ov,
        !(|result));
                $display("%11d - %b", in.a,in.a);
$display("%11d - %b", in.b,in.b);
                 $display("====
                 $display("%11d - %b <-- result", signed'(out[15:0]),</pre>
       out[15:0]);
                $display("%11d - %b <-- expected \n",
       signed'(result[15:0]), result[15:0]);
          end
     endcase
endtask
// returns number of errors for a given test cycle
function automatic check_alu_outputs(
     status_t stat,
     control_e control,
in_t in,
                                  ov; //expected overflow
     rea
                                  simsign; //expected simulation sign
result; //ALU result
     integer
     reg signed [15:0] tarith; //dummy logic for overflow detector
integer failure_count = 0; //total number of
       failures across all checks
     //calculate expected result
     case(control)
          OR : result = {16'b0,in.a | in.b};
AND : result = {16'b0,in.a & in.b};
MULT: result = in.a * in.b;
          ROL : result = {16'b0,({in.a, in.a} <<< in.b)};
ROR : result = {16'b0,({in.a, in.a} >>> in.b)};
           SHL : result = {16'b0,in.a <<< in.b};</pre>
           SHE: result = {16'00,in.a <<< in.b};

SHR: result = {16'00,in.a >>> in.b};

SUB: result = {16'00,in.a - in.b};
           ADD : result = {16'b0,in.a + in.b};
           DIV : begin
                if(in.b != 0) begin
                     result[15:0] = in.a / in.b;
result[31:16] = in.a % in.b;
                else begin
                     result = 32'b0;
                end
          end
      endcase
     //expected overflow flag calculation
     case (control)
          OR : ov = 0;
AND : ov = 0;
           MULT: ov = 0;
           ROL : ov = 0;
           ROR : ov = 0;
           SHL : ov = 0;
           SHR : ov = 0;
           SUB : {ov,tarith} = {in.a - in.b};
           ADD : {ov,tarith} = {in.a + in.b};
          DIV : ov = 0;
      endcase
     //Sign flag test
     simsign = (control == MULT) ? result[31] : result[15];
     if((stat.sign != simsign) && !stat.overflow) begin
          print_alu_state("Sign Flag FAILURE", result, control, in,
       out, stat, ov);
          failure_count++;
      'ifdef VERBOSE
```

```
print_alu_state("Sign Flag SUCCESS", result, control, in,
107
        //Overflow flag test
        if((stat.overflow != ov) && !control[1]) begin
           print_alu_state("Overflow Flag FAILURE", result, control,
         in, out, stat, ov);
            failure_count++;
        end
        'ifdef VERBOSE
115
       else
           print_alu_state("Overflow Flag SUCCESS", result, control,
         in, out, stat, ov);
        `endif
119
        //Zero flag test
        if((stat.zero && |out)&& !stat.overflow) begin
           print_alu_state("Zero Flag FAILURE", result, control, in,
         out, stat, ov);
failure_count++;
        end
123
        `ifdef VERBOSE
        else
            print_alu_state("Zero Flag SUCCESS", result, control, in,
         out, stat, ov);
        //ALU result flag test
        if((result != out)&& (!stat.overflow)) begin
    print_alu_state("ALU FAILURE", result, control, in, out,
         stat, ov);
            failure_count++;
        end
        'ifdef VERBOSE
135
        else
           print_alu_state("ALU SUCCESS", result, control, in, out,
         stat, ov);
        'endif
139
        return failure_count;
    endfunction
    //Class to utilize system verilog's random generation
         capabilityseald b
   class alu_stim;
        rand alu_pkg::control_e control;
        rand word 16
        rand word_16
147
        //simple numbers for human inspection
        'ifdef BOUNDED_INPUTS
        constraint limits{
151
           a <= 2;
            a >= -2;
           b <= 2;
           b >= -2;

b != 0;
155
        'endif
        //randomize wrapper incase more random features needed
        function r();
           randomize();
        endfunction
    endclass
    //Main module instanciates classes, modules and wiring
167
    module alu tb();
       import alu pkg::*;
        //ALU I/O lines
       alu_pkg::control_e
                            control;
        status_t
                             stat;
        in t
                             alu input:
        integer
                             alu output;
175
        integer
                             errors = 0;
                             testiterations = 10000;
        integer
179
        //instantiate ALU module
        alu DUT(
           .in
                     (alu input).
            .control(control),
183
            .stat (stat),
           .out
                    (alu_output)
       );
187
       initial begin
           alu_stim as = new;
            //apply test stimulus and check output
            for(int i = 0; i < testiterations; i++) begin</pre>
191
                //randomize inputs
                as.r();
                //drive DUT
```

../source/Verif/alu_tb.sv

```
//'define VERBOSE
   class reg_stim;
                      [15:0] memory_test_data;
       rand logic
       rand logic
                             halt;
       rand logic
                     [3:0] address;
       function r();
           randomize();
       endfunction
       function [15:0] get_data();
           return memory_test_data;
       endfunction
       function get_halt();
           return halt:
       endfunction
20
       function [3:0] get_address();
           return address:
       endfunction
   endclass
   module register_tb();
     import alu_pkg::*;
import types_pkg::*;
       integer
                          errors:
                          testiterations = 10000;
       integer
       integer
                          successes;
32
       logic [15:0] test reg[31:0];
       logic
                          rst;
36
       logic
       logic
                          halt_sys;
                          R0 read;
40
       logic
                 [3.0]
                          ral:
                 [3:0]
                          ra2;
       logic
       logic
                          write en;
       logic
                          R0_en;
                 [3:0]
                          write_address;
       logic
       logic
                 [31:0]
                          write data;
                [15:0] rd1;
48
       logic
                [15:0] rd2;
       logic
       logic [15:0] test_data[31:0];
52
       mem_register dut(.*);
       reg_stim as = new;
       initial forever clk = #1 !clk;
       initial begin
           test_reg = '{default:0};
60
           rst = '0;
clk = '0;
           halt_sys = '0;
R0_read = '0;
           ra1 = '0;
ra2 = '0;
64
            write_en = '0;
            R0_en = '0;
68
           write address = '{default:0};
           write_data = '0;
test_data = '{default:0};
$readmemh("source/Verif/register_memory_blank.hex",
         dut.zregisters);
```

```
#2 rst = 0;
             #2 rst = 0:
                                                                                        21
             write_en = 1;
             // load memory with test data
                                                                                        25
80
             for(int i = 0; i < 16; i++) begin
                     as.r();
                     test_data[i] = as.get_data();
                      write_data = as.get_data();
                     write_address = i;
                                                                                        29
84
             write en = 0:
             for(int i = 0; i < 16; i++) begin
    if(test_data[i] != dut.registers[i])
    $display("Fail Write! Address: %d --</pre>
                                                               -- data ex: %h
          rec: %h", i, test_data[i], dut.registers[i]);
             //|check stalling mechanism
             halt_sys = 1;
             // try to overwrite data with 1s
for(int i = 0; i < 16; i++) begin
    write_data = 16'b1;</pre>
96
                                                                                        41
                     write_address = i;
100
             halt_sys = 0;
104
             // read back test data
             for(int i = 0; i < 16; i++) begin
                  if (test_data[i] != rd1)
                     $display("Fail RD1! Address: %d -- data ex: %h rec:
                                                                                        49
108
          %h", i, test_data[i], rd1);
                      $display("Read Success! RD1! Address: %d -- data
          ex: %h rec: %h", i, test_data[i], rdl);
                  iif(test_data[i] != rd2)
   $display("Fail RD2! Address: %d -- data ex: %h rec:
          %h", i, test_data[i], rd1);
                  else
                      $display("Read Success! RD1! Address: %d -- data
          ex: %h rec: %h", i, test_data[i], rd1);
116
                 ra1 = i + 1;
ra2 = i + 1;
             end
120
             //check r0 write
             write_address = 10;
             write_data = 32'h555555;
write_en = 1;
124
             R0_en = 1;
             if (dut.registers[0] != 16'h55)
                  $display("Fail RO! Address: %d -- data ex: %h rec: %h",
          0, 16'h55, dut.registers[0]);
             //check r0 read
             R0\_read = 1;
             if (rd1 != 16'h55)
                 $display("Fail read RO! Address: %d -- data ex: %h rec:
           %h", 0, 16'h55, rd1);
             #1 R0_read = 0;
136
             #2;
        $finish;
                                                                                        73
        end
    endmodule
```

../source/Verif/register_tb.sv

```
// 'define VERBOSE //Prints information about test success,
                  //failing checks will print information
// 'define BOUNDED_INPUTS //limits magnitutde of ALU inputs
                                                                       81
typedef enum{RESET, IDLE, HAZARD, FULLTEST, HAZO, HAZ1, HAZ2, HAZ3,
     HAZ4, HAZ5, HAZ6, HAZ7, HAZ8, HAZ9, HAZ10, STALL} SimPhase_e;
   import alu_pkg::*;
   import types pkg::*;
                                                                       85
    integer
                        testiteration = 0:
                        failure count = 0;
   integer
           [15:0]register_temp[4:0];
```

```
logic clock = 0;
logic reset = 0;
uword memcheck:
uword memcheck2;
top dut (
   .clk(clock),
SimPhase_e SimPhase;
initial #4 forever #1 clock = "clock;
    //| system wide reset
    $xzcheckoff;
    $vcdpluson; //make that dve database
    $vcdplusmemon;
#1 SimPhase = RESET;
    #1 $xzcheckon;
    #8 reset = 0;
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/pro
 dut.st1.program memory.memory);
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.stl.register_file.zregisters);
    #1 SimPhase = IDLE;
      reset = 1;
    #1 reset = 0;
    #19
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/haz
 dut.st1.program_memory.memory);
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.st1.register_file.zregisters);
   SimPhase = HAZO;
reset = 1;
    #1 reset = 0;
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/haz
 dut.st1.program_memory.memory);
  $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.st1.register_file.zregisters);
   SimPhase = HAZ1;
reset = 1;
    #1 reset = 0;
    #19
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/haz
 dut.st1.program_memory.memory);
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.stl.register file.zregisters);
   SimPhase = HAZ2;
      reset = 1;
    #1 reset = 0;
    #19
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/haz
 dut.st1.program memory.memory);
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.st1.register_file.zregisters);
   SimPhase = HAZ3;
reset = 1;
    #1 reset = 0;
    #19
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/haz
 dut.st1.program_memory.memory);
 $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source/Verif/reg
 dut.st1.register_file.zregisters);
   SimPhase = HAZ4;
reset = 1;
    #1 reset = 0;
```

```
dut.st3.main_memory.shadow_memory);
                                                                                               #1 reset = 0;
#1 reset = 1;
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.program_memory.memory);
                                                                                               #1 reset = 0:
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.register_file.zregisters);
                                                                                               memcheck = {dut.st3.main_memory.memory[0],
            SimPhase = HAZ5;
reset = 1;
                                                                                            dut.st3.main_memory.memory[1]};
                                                                                               memcheck2 = {dut.st3.main_memory.memory[2],
                                                                                            dut.st3.main_memory.memory[3]);
             #1 reset = 0:
97
             #19
                                                                                               if (memcheck != 32'h2bcd) $display("check FAILED! memory[0]
                                                                                            value = %h expected 2BCD", memcheck);
else $display("Memory check Passed! memory[0] value = %h
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                            expected 2bcd", memcheck);
          dut.stl.program memory.memory);
                                                                                               if (memcheck2 != 32'h579A) $display("check FAILED!
                                                                                            memory[2] value = %h expected 579A", memcheck2);
else $display("Memory check Passed! memory[2] value = %h
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.register_file.zregisters);
            SimPhase = HAZ6;
                                                                                             expected 579a", memcheck2);
               reset = 1;
                                                                                               $finish;
             #1 reset = 0;
105
            #19
                                                                                        integer cycle = 0:
                                                                                          always @ (negedge clock) begin
                                                                                               if (SimPhase == FULLTEST) begin
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                                 cycle++;
          dut.st1.program_memory.memory);
                                                                                                   //PC, ADDERS, MEMORY, REGISTER FILE, ALU, and pipeline
                                                                                            buffers (inputs and output)
    $display("\n\n");
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.register_file.zregisters);
                                                                                                    $display("Current CPU State ====Cycle:
            SimPhase = HAZ7;
reset = 1;
109
                                                                                            %2d==
                                                                                                                                  =====", cycle);
                                                                                                   $display("Pipe Stage One
             #1 reset = 0;
                                                                                                                                       , dut.st1.stall);
                                                                                                   $display("stall
                                                                                                                             :%h"
                                                                                                                             :%h"
                                                                                                   $display("halt_sys
                                                                                                                                       , dut.st1.halt_sys);
                                                                                                   $display("out memc
                                                                                                                             :%h"
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                            dut.st1.out_memc.mem2r);
          dut.st1.program_memory.memory);
                                                                                                   $display("out_reg_wr
                                                                                                                             .%h"
                                                                                                                                       , dut.st1.out_reg_wr);
                                                                                                   $display("out alu
                                                                                                                             :%h"
                                                                                             integer'(dut.st1.out_alu));
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                                   $display("out_haz1
$display("out_haz2
                                                                                                                                       , dut.st1.out_haz1);
          dut.st1.register_file.zregisters);
                                                                                                                             .%h"
            SimPhase = HAZ8;
reset = 1;
                                                                                                                             :%h"
                                                                                                                                       , dut.st1.out_haz2);
                                                                                                   $display("out_haz8
                                                                                                                             :%h"
                                                                                                                                       , dut.st1.out_haz8);
             #1 reset = 0:
                                                                                                    $display("out_R0_en
                                                                                                                             .%h"
                                                                                                                                         dut.st1.out_R0_en);
                                                                                                    $display("out_alu_ctrl :%h"
                                                                                                                                       , dut.st1.out_alu_ctrl);
                                                                                                   $display("out_instr
$display("out_R1_data
121
                                                                                                                                       , dut.st1.out_instr);
                                                                                                                             :%h"
                                                                                                                                       , dut.st1.out_R1 data):
                                                                                                    $display("memc
                                                                                                                             :%h"
                                                                                                                                       , dut.st1.memc.mem2r);
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.program memory.memory);
                                                                                                    $display("instruction - %h"
                                                                                                                                       , dut.stl.instruction );
                                                                                                    $display("PC_address - %h"
                                                                                                                                       , dut.st1.PC_address );
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.stl.register_file.zregisters);
                                                                                                    $display("opcode - %h"
                                                                                                                                       , dut.st1.opcode );
            SimPhase = HAZ9;
reset = 1;
                                                                                                    $display("func_code - %h"
                                                                                                                                       , dut.st1.func_code );
             #1 reset = 0;
                                                                                                    $display("offset sel - %h"
                                                                                                                                       , dut.st1.offset sel );
                                                                                            $display("offset_se - %h"
$display("offset_shifted - %h"
dut.st1.offset_shifted );
                                                                                                                                       , dut.st1.offset_se );
129
            #19
                                                                                                    $display("cmp a - %h"
                                                                                                                                       , dut.st1.cmp_a );
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                                                                       , dut.st1.cmp_b );
          dut.st1.program_memory.memory);
                                                                                                    $display("cmp_b - %h"
                                                                                                    $display("cmp_result - %h"
                                                                                                                                       , dut.st1.cmp_result );
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.register_file.zregisters);
                                                                                                    $display("PC_no_jump - %h"
                                                                                                                                       , dut.st1.PC_no_jump );
            SimPhase = HAZ10;
reset = 1;
                                                                                                   $display("PC_jump - %h"
$display("PC_next - %h"
                                                                                                                                       , dut.st1.PC_jump );
, dut.st1.PC_next );
             #1 reset = 0;
                                                                                                                                       , dut.st1.R1_data );
                                                                                                    $display("R1_data - %h"
                                                                                                    $display("R1_data_muxed - %h"
                                                                                                                                       , dut.st1.R1 data muxed
                                                                                                   $display("r2 data - %h"
                                                                                                                                       . dut.st1.r2 data );
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.program_memory.memory);
                                                                                                    $display("haz - %h"
                                                                                                                                       , dut.st1.haz);
                                                                                                   $display("R0_en - %h"
                                                                                                                                       , dut.st1.R0_en );
                                                                                                    $display("");
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
          dut.st1.register_file.zregisters);
                                                                                                    $display("Pipe Stage Two
141
            SimPhase = STALL;
reset = 1;
                                                                                            dut.st2.out_memc.mem2r);
    $display("in_alu a - %h "
             #1 \text{ reset} = 0;
                                                                                   221
                                                                                                                                       . dut.st2.in alu.a);
145
             #19
                                                                                                    $display("in_alu b- %h "
                                                                                                                                       , dut.st2.in_alu.b);
                                                                                                   $display("alu_control - %h "
$display("in_R1_data - %h "
             #1 reset = 0;
                                                                                                                                       , dut.st2.alu_control);
, dut.st2.in_R1_data);
             #1 reset = 1;
                                                                                                    $display("in_R0_en - %h "
                                                                                                                                         dut.st2.in_R0_en);
                                                                                                   $display("in_instr - %h "
$display("haz1 - %h "
$display("haz2 - %h "
                                                                                                                                       , dut.st2.in_instr);
, dut.st2.haz1);
149
             #6
             //| official test program
            SimPhase = FULLTEST:
                                                                                                                                         dut.st2.haz2);
                                                                                                    $display("haz8 - %h "
                                                                                                                                        . dut.st2.haz8);
                                                                                                    $display("s3_data - %h "
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou
                                                                                                                                       , dut.st2.s3_data);
          dut.st1.program_memory.memory);
                                                                                                    $display("in_reg_wr - %h "
                                                                                                                                        , dut.st2.in_reg_wr);
153
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/sou286
                                                                                                    $display("alucontrol - %s"
                                                                                                                                       , dut.st2.alucontrol);
          dut.st1.register_file.zregisters);
                                                                                      <<<<<  HEAD
                                                                                                   $display("alu overflow - %h"
          $readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
                                                                                            dut.st2.out_alu_stat.sign);
```

```
$display("alu sign - %h"
          dut.st2.out_alu_stat.overflow);
                                              , dut.st2.out_alu_stat.zero);
          $display("alu zero- %h"
                 $display("out_reg_wr - %h "
                                                     , dut.st2.out reg wr);
                 $display("out_memc - %h "
          dut.st2.out memc.mem2r);
                 $display("out_alu - %h " , dut.st2.out_alu);
$display("out_alu_result - %h " ,
          dut.st2.out alu result);
                $display("out_R1_data - %h "
$display("out_R0_en - %h "
$display("out_instr - %h "
                                                     , dut.st2.out_R1_data);
                                                     , dut.st2.out_R0_en);
245
                                                                                   62
                                                     , dut.st2.out_instr);
                 $display("alu overflow - %b"
          dut.st2.out alu stat.sign);
                 $display("alu sign
                                                                                   66
          dut.st2.out_alu_stat.overflow);
           $display("alu zero- %b"
                                              , dut.st2.out_alu_stat.zero);
                                                                                   70
    >>>>> dcdd64061149951ed816358fb4f294144f7da988
                 $display("");
                 $display("Pipe Stage Three
253
                                                  , dut.st3.instruction);
                 $display("instruction - %h"
                 $display("alu - %h"
$display("memc - %h"
                                                    , dut.st3.alu);
                                                    , dut.st3.memc.mem2r);
                 $display("r1_data - %h"
$display("r0_en - %h"
                                                    , dut.st3.r1_data);
                                                    , dut.st3.r0_en);
                 $display("halt_sys - %h"
                                                    , dut.st3.halt svs);
261
                 $display("");
                 $display("data - %h"
                                                    , dut.st3.data);
                 $display("r1_data_out - %h"
                                                     , dut.st3.r1_data_out);
                 $display("out_memc - %h"
          dut.st3.out_memc.mem2r);
                 $display("out_r0_en - %h" ,
$display("instruction_out - %h" ,
                                                     , dut.st3.out_r0_en);
265
                                                                                   86
          dut.st3.instruction_out);
          $display("===
        end
    endmodule
```

../source/Verif/system_tb.sv

```
typedef enum{
       A_SEL,
                    // sel == 00
       C_SEL,
                    // sel == 01
// sel == 10
       B SEL
   } sele_t;
  module mux_tb();
       import alu_pkg::*;
       import types pkg::*;
14
                             testiteration = 0;
                                                                                10
                             failure_counta = 0;
                             failure_countb = 0;
       integer
18
                            failure_countc = 0;
       integer
       logic
                            is3wav;
       integer
                            size;
       sele_t
logic [1:0]
                             sel;
                           select;
       logic [15:0]
                          input_a;
       logic [15:0]
                         input_b;
26
       logic [15:0]
                         input c;
       wire [15:0]
                         output_a;
       wire [15:0]
                         output_b;
       wire [1:0]
                        output c;
30
       // 16-bit mux with 3 inputs
34
       mux #(
           .SIZE(16),
            .IS3WAY(1)
       ) duta (
           .sel(select),
           .in1(input_a),
           .in2(input b),
           .in3(input_c),
42
           .out (output a)
46
       // 16bit mux with 2 inputs
       mux #(
.SIZE(16),
```

.IS3WAY(0)

```
.sel(select[0]),
.inl(input_a),
         .in2(input_b),
         .in3(input c),
         .out (output b)
    // 2 bit mux with 2 inputs
    mux #(
        .SIZE(2),
         .IS3WAY(0)
        .sel(select[0]),
         .in1(input a[1:0]),
         .in2(input_b[1:0]),
         .in3(input_c[1:0]),
        .out (output_c)
    assign select = sel;
    initial begin
         //| system wide reset
         $xzcheckoff;
         $vcdpluson; //make that dve database
         $vcdplusmemon;
         size = 32'd16;
         is3way = 1'b1;
         sel = A_SEL;
         input_a = 16'h000f;
input_b = 16'h00f1;
         input_c = 16'h0f02;
             // input_a should be on the output
             if(output_a != input_a) failure_counta++;
if(output_b != input_a) failure_countb++;
             if(output_c != input_a[1:0]) failure_countc++;
         #5 size = 32'd16;
             is3way = 1'b1;
sel = B_SEL;
              // input b should be on the output
             if(output_a != input_b) failure_counta++;
         #5 size = 32'd16;
             is3way = 1'b1;
sel = C SEL;
             // input c should be on the output
             if(output_a != input_c) failure_counta++;
if(output_b != input_b) failure_countb++;
             if(output_c != input_b[1:0]) failure_countc++;
         $display("Number of unexpected results for a: %d",
      failure counta);
         $display("Number of unexpected results for b: %d",
      failure_countb);
         $display("Number of unexpected results for c: %d",
      failure_countc);
   end
endmodule
```

../source/Verif/mux tb.sv

VIII. BUILD SCRIPTS AND UTILITIES

```
#! /hin/hash
  # $runsim [test bench]
  # where acceptable selections of test benches are alu_tb,
       register tb
  # system_tb, mux_tb
  # examlple $> ./runtim.sh system_tb
  # Three step VCS flow as described in Synopsys user guide. Uses
       implicit configuration
8 # which allows unknown modules to be automatically resolved. See
       individual command
  # comments for details. An important caveat of implicit
       configuration is packages and
  # interfaces are not resolved by the search algorithm and file
       names must match .
12 # coverage analysis is enabled. Results can be viewed by running:
       dve -cov -dir simv.vdb/
    Command to run DVE: dve -vpd vcdplus.vpd
```

94

```
export VCS_LIC_EXPIRE_WARNING=1 #removes license expiry warning
mkdir logs lib #VCS will not create it's output directories if they
                                                                                 $PWD/source/Design/alu_pkg.sv
                                                                                $PWD/source/Design/types pkg.sv
                                                                                 //Top level files
20
   echo
                                                                                 $PWD/source/Verif/system_tb.sv
                                                                                 $PWD/source/Verif/alu_tb.sv
                                                                                $PWD/source/Verif/register tb.sv
   echo
         echo
                    RUNNING Vlogan
                                                                                                       ../vlogan_args.list
24
   echo
   echo
   vlogan -f vlogan_args.list
                                                                                 // VCS configuration file
   if [ $? -ne 0 ]; then
       echo "Vlogan analysis failed"
                                                                                 //enables post process debug utilities
       exit 1;
   fi
                                                                              8 //VCS will build interactive debug capability into the simv
   echo
   echo
                                                                                 -debug all
                                                                                 // Enables coverage metrics which tells what parts of the code have
   echo
                    RUNNING VCS
                                                                                      been exercised
   echo
                                                                                 // FSM - Which states of finite state machines have been used
                                                                                 // line - which lines of code have been used by test run
// tgl - records which signals have been toggled in test rub
   echo
40
                                                                                 // branch - which parts of if branches have been taken (superfluous
   vcs -file VCS_args.list $1
                                                                                      with line?)
                                                                                 -cm fsm+line+tgl+branch
  if [ $? -ne 0 ]; then
   echo "VCS elaboration failed"
                                                                                 //initialize all memory elements with random data at sim start
       exit 1:
                                                                                 +vcs+initreg+random
   fi
                                                                                 //enables system verilog
   echo
                                                                                 -sverilog
   echo
   echo
                                                                              24 //REALLY verbose warning messages
   echo
                    RUNNING Simulation
   echo
                                                                                 //check
         -xzcheck nofalseneg
   echo
                                                                                 //Always listen to lint... always
   # Explanation of Command Line Flags:
    -cm fsm+line+tgl+branch record coverage metrics
    -cg_coverage_control=1 coverage data collection for all the
                                                                                 //check for race conditions in TB assignments.. we like our sims
   coverage groups (not yet in code)
# -l log file directory
                                                                                      nice and deterministic
   simv -1 $PWD/logs/simv.log -cm fsm+line+tgl+branch
    -cg coverage control=1
                                                                              36 //suppress synopsys copywright message
                                                                                 -q
                              ../runsim.sh
                                                                                 //put log file in log folder because we're civilzed here.
                                                                                 -1 $PWD/logs/VCS.log
```

//configuration //Because everyone knows it's the bext verilog -sverilog : suppress Synopsys copyright message at beginning of log -nc +v2k : display all lint checks for code quality // +lint=all (noVCDE suppress messages about compiler directives) +lint=all, noVCDE : always pay attention to warnings, they're there for a reason. +warn=all // -1 <path> : vlogan will direct it's output messages to this file -1 \$PWD/logs/vlogan.log 19 //part of VCS implicit configuration. The top level file is the only //module regired to be imported (packages and interfaces wont be resolved) //VCS will then search the -y directory for missing modules in file names //that have the module name with one of the libext extentions +libext+.sv+.v //library directories VCS will search when looking for unresolved //for implicit configuration Module name must match file name!!!! -v \$PWD/source/Design //packages that must be explicitly compiled(VCS implicit config isnt smart enough yet) //Design packages

../VCS_args.list