

CPE142: COMPUTER ORGANIZATION

DECEMBER FOURTH 2014

Term Project: Phase Two

Authors:

Ben SMITH 55%

Devin MOORE 45 %

Instructor:

Dr. Behnam ARAD



CONTENTS

I	Introduction	1
II	Instruction Set Architecture	1
II-A	Supported Instruction Set Types	1
III	Memory and Register Design	2
III-A	Main Memory	2
III-B	Program Memory	2
III-C	Register File	2
IV	Data Path Organization	4
IV-A	Number of Pipe Stages	4
IV-B	Hazard detection and mitigation	4
IV-C	Stage 1	5
IV-C1	Main Control Unit and Exception Handling	5
IV-C2	Sign Extender	5
IV-C3	ALU Control Unit	5
IV-C4	Branching and Jump Control Unit	5
IV-D	Stage 2	7
IV-E	Stage 3	7
V	Design Source Code	10
V-1	Stage One	10
V-2	Stage Two	11
V-3	Stage Three	14
VI	Verification Source Code	18
VII	Build Scripts and utilities	22

LIST OF FIGURES

1	A Type Instruction Format	1
2	B Type Instruction Format	1
3	C Type Instruction Format	2
4	D Type Instruction Format	2
5	Register File Block	3
6	Pipeline Organization Stage One	7
7	Pipeline Organization Stage Two	8
8	Pipeline Organization Stage Three	8
9	Pipeline Organization	9

LIST OF TABLES

II	Main Memory Module Ports	2
III	Program Memory Module Ports	2
I	Full Set of Supported Instructions	3
IV	Register File Control Signals	3
V	Hazard Detection Unit Inputs	4
VI	Hazard Detection Unit Control Logic	4

X	Sign Extention Logic Table	5
VII	Control Logic Truth Table	6
VIII	ALU Control Logic Truth Table	6
IX	Jump Control Logic	6

I. INTRODUCTION

THIS document details the design process of the CSUS CPE 142 Computer Organization course's term project. We have been asked to design a pipelined datapath which implements an instruction set that is similar to MIPS in architecture. This project exercises a number of design principals from the course material, particularly design considerations for hazard detection and mitigation. This project started with several design specifications, the CPU had to be pipelined, hazards must be dealt with and the supported instruction set was given. Other than the mentioned guidelines the students were asked to make design decisions, the depth of the pipeline, which stage to put various components, and how to mitigate potential hazards.

This document will first introduce the instruction set as specified in the project specification. This will present an opportunity to begin the discussion about the components that will be required to implement the functionality described by the instructions. From this high level view of the architecture we will begin to look at the functionality of the individual components of the system and what functionality they perform. After the individual blocks are described the processes of connecting them together and the dangers that must be mitigated are discussed.

II. INSTRUCTION SET ARCHITECTURE

INSTRUCTION set architecture describes the fundamental elements of a processor's ability to provide a service for software. This is also a sort of *contract* between hardware and software developers. As hardware developers we are saying this is what we promise to provide, our hardware can perform these operations for you. As the instruction set is the focus of the hardware we are designing, it makes sense to begin the design process with a thorough understanding of what hardware is to perform.

A. Supported Instruction Set Types

There are four instruction types in the prescribed instruction set, each of these types will support several different operations. Most instructions will add to the hardware that must be implemented as they ask for more functionality. Our processor will start with the most basic components, program memory, program counter and the hardware that's required to increment the program counter.

Instruction Format A: provides support for several arithmetic operations. All type A instructions carry an all zero opcode, the type of arithmetic operation is always decided by the four bit "funct code" field of the instruction. The organization of the instruction allows the funct field to be supplied directly to the hardware which will perform the arithmetic without increasing the complexity of the main control logic. A full listing of supported hardware can be found in Table I.

This instruction type introduces a need for the first two components of this processor, the Arithmetic and Logic Unit, or ALU, and a register file for providing input and recording the output of the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit funct code
---------------	-----------------	-----------------	------------------

Fig. 1: A Type Instruction Format

Instruction Format B: provides a way to load and store information from main memory. This greatly expands the capability of the ALU by removing the storage limitation of the register file. The new instructions require the implementation of some sort of addressable memory hardware to access. The two B type instructions, load word and store word, use indirect addressing schemes they will require the use of the ALU to calculate the physical address that is to be read or written to. The offset used in indirect addressing is signed and only 4 bits it necessitates new hardware to handle the sign extension out to the 16 bit width required by the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit offset
---------------	-----------------	-----------------	--------------

Fig. 2: B Type Instruction Format

Instruction Format C: Allows the CPU to change the program counter based on logical outcomes. The instruction supplies an offset and a number to compare to a specific register, R0. The instructions jump when the instruction's operand 1 field is greater, equal, or less than R0 depending on the instruction. This comparison operation requires either the ALU or specialized hardware to provide these comparisons. There must also be additional hardware which will allow the instruction to effect the program counter. The jump range of these

instructions is increased by shifting the 8-bit offset field left on the natural word boundary of memory. This can be done because all instructions are the same width.

4- bit opcode	4-bit operand 1	8-bit offset
---------------	-----------------	--------------

Fig. 3: C Type Instruction Format

Instruction Format D: allows the program counter to be set to almost anywhere in the program memory space. It does this by carrying a relatively large 13-bit effective jump offset. Although the opcode only allows for a 12-bit offset field, the number is shifted to the left because instructions only start at even memory locations.

4- bit opcode	12-bit offset in jump -- unused in halt
---------------	---

Fig. 4: D Type Instruction Format

III. MEMORY AND REGISTER DESIGN

MEMORY is so crucial to the operation of the system it was the first system block to undergo design. The project has a few requirements with regard to memory. These requirements dictate how the memory can be accessed and its total capacity. The register file will require several custom logic functions to allow the ALU access to a special register for divide and multiplication operations that produce 32 bits of output. The following subsections detail the high level functionality of our processor's memory organization at an abstract level.

A. Main Memory

The system is based on a 16 bit architecture, the memory will make full use of the addressing lines and provide 2^{16} total bytes of memory. The memory is byte addressable but will always return a 16 bit word, the byte at the address port and the following byte.

TABLE II
MAIN MEMORY MODULE PORTS

Signal	Type	Operation
write_enable	logic	write data into memory at the next positive edge clock
write_address	logic[16]	the address data will be written to if write is to take place
write_data	logic[16]	the address data will be written to if write is to take place
data_out	logic[16]	the 16 bit word at location write_address will be made available

B. Program Memory

The program memory will be a combinatorial element which will output the instruction at a given address. There will be no synthesizable mechanism for loading this memory, it will be loaded by the system's testbench at simulation time.

TABLE III
PROGRAM MEMORY MODULE PORTS

Signal	Type	Operation
in	logic[16]	address from program counter, memory will return content at the specified location
out	logic[16]	Instruction from address supplied at input port

C. Register File

The register file's basic function is to provide the contents of a register when an address is supplied to its address port. The register file has two address ports and two data ports. Data will be produced on the output ports as soon as it is ready, not waiting for a clock. The write procedure is sequential and the data will be written on the rising edge of the system clock. The register will also implement two custom functions based around the R0 register. R0 will be accessible through the register ports like all of the other registers, but in addition to this it will respond to R0_en and R0_read.

TABLE I
FULL SET OF SUPPORTED INSTRUCTIONS

Function	syntax	opcode	op1	op2	f. Code	type	Operation
Signed addition	add op1, op2	0000	reg	reg	1111	A	op1 = op1 + op2
Signed subtraction	sub op1, op2	0000	reg	reg	1110	A	op1 = op1 - op2
bitwise and	and op1, op2	0000	reg	reg	1101	A	op1 = op1 & op2
bitwise or	or op1, op2	0000	reg	reg	1100	A	op1 = op1 op2
signed multiplication	mul op1, op2	0000	reg	reg	0001	A	op1 = op1 * op2 op1: Product (lower half) R0: Product (upper half)
signed division	div op1, op2	0000	reg	reg	0010	A	op1: 16-bit quotient R0: 16-bit remainder
Logical shift left	sll op1, op2	0000	reg	immd	1010	A	shift op1 to the left by op2 bits
Logical shift right	slr op1, op2	0000	reg	immd	1011	A	shift op1 to the right by op2 bits with sign extension
rotate left	rol op1, op2	0000	reg	immd	1000	A	rotate left op1 by op2 bits
rotate right	ror op1, op2	0000	reg	immd	1001	A	rotate right op1 by op2 bits
load	lw op1, immd (op2)	1000	reg	reg	N/A	B	op1 = Mem [immd + op2] (sign extend immd)
Store	sw op1, immd (op2)	1011	reg	reg	N/A	B	Mem [immd + op2] = op1 (sign extend immd)
branch on less than	blt op1, op2	0100	reg	immd.	N/A	C	if (op1 < R0) then PC = PC + op2 (sign extend op2 & shift left)
branch on grater than	bgt op1, op2	0101	reg	immd.	N/A	C	if(op1 > R0) then PC=PC+ op2 (sign extend op2 & shift left)
branch on equal	beq op1, op2	0110	reg	immd.	N/A	C	if (op1 = R0) then PC = PC + op2 (sign extend op2 & shift left)
jump	jmp op1	1100	off	—	N/A	D	pc = pc + op1 (S.E. op1 and left shift)
halt	Halt	1111	—	—	N/A	D	halt program execution




Fig. 5: Register File Block

TABLE IV
REGISTER FILE CONTROL SIGNALS

Signal	type	Operation
RA1	logic[4]	read address for port 1
RA2	logic[4]	read address for port 2
RD1	logic[16]	the 16 bit word at location write_address will be made available
RD2	logic[16]	the 16 bit word at location write_address will be made available
write_enable	logic	when asserted data from write_data is captured on the falling edge of the clock
write_address	logic[4]	the address data will be written to if write is to take place
write_data	logic[16]	the data to be written at the positive edge of the clock

IV. DATA PATH ORGANIZATION

A. Number of Pipe Stages

The number of pipe stages the the primary design challenge of the first phase. A great deal of the difficulty surrounded assumptions that had to be made in the selection of the number of pipe stages. Pipelined designs are used to split combinational work across stages using flip flops to allow for higher global clock frequencies. We had to choose the number of pipe stages, guessing the longest path in the design. Given our understanding of digital logic we estimate that the ALU's signed divider circuit will require the most time by a wide margin. Because we do not intend to design a pipelined divider this operation is an atomic unit for us.

Because the ALU is assumed to require the longest time there is no logic between the inputs, outputs and the pipe flops ensuring highest possible operating frequency for the system. All of the control logic is implemented in the first stage and is assumed to require less time than the divisor circuit.

B. Hazard detection and mitigation

The hazard detection unit is used to detect and handle any potential hazards that may occur due to pipelining. With the current three stage design, its outputs will be controlling register forwarding and stalling branch instructions for one cycle when a hazard is detected. The most common hazard with this design is a data hazard. This occurs when an instruction is dependent on data from a previous instruction that has not yet been written back to the register file. When this occurs, the hazard detection unit will decide which control signals must be high in order to forward the correct data to where it will be used. These conditions can be found in Table VI

TABLE V
HAZARD DETECTION UNIT INPUTS

Input	Output is high when the following conditions are met
r0_en	This bit comes from the ALU control in the first stage. It is high for a MULTIPLY or DIVIDE instruction
instr[15:12]	This is the OPCODE from the first stage
S2.instr[15:12]	This is the OPCODE from the second stage
S3.instr[15:12]	This is the OPCODE from the third stage
instr[11:8]	This is R1, typically the destination register address for instruction in first stage
instr[7:4]	This is R2, typically the source register address for instruction in first stage
S2.instr[11:8]	This is R1 of the second stage, typically the destination register
S3.instr[11:8]	This is R1 of the third stage, typically the destination register

TABLE VI
HAZARD DETECTION UNIT CONTROL LOGIC

Signal	Output is high when the following conditions are met
haz0	Arithmetic or load followed two instructions later another arithmetic(Or STORE) using same destination register for R1.
haz1	Arithmetic or load directly followed by an arithmetic op with the R1 as the first destination.
haz2	Arithmetic or load directly followed by an arithmetic op with the R2 as the first destination.
haz3	Arithmetic or load followed 2 instructions later by an arithmetic op with the R2 as the first destination
haz4	An Arithmetic operation is followed directly by a branch instruction
haz5	LOAD is followed directly, or second instruction, by a branch instruction using the dest register for compare. Also if an arithmetic op was followed 2 instructions later by a branch instruction using it's dest register
haz6	Multiply or divide is followed directly by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz7	Multiply or divide is followed 2 instructions later by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz8	LOAD is followed directly by a STORE instruction using same reg for dest(load)/src(store)
haz9	LOAD is followed 2 instructions later by a STORE instruction using same reg for dest(load)/src(store)
haz10	Arithmetic instruction followed directly by a STORE instruction using same reg for dest/src
stall	LOAD is followed directly by a branch instruction using the dest register for compare

C. Stage 1

The first stage of this design contains nearly all of the control logic for processor. Since the path through the 16-bit signed divider of stage two is so long, a lot of control logic can be implemented without effecting the maximum frequency of the CPU. Much of this logic will be in parallel. The main control unit, the hazard detection unit, and most of the jump unit are all independent of each other and control separate signals. Most of the logic will be in the hazard detection unit, and will require inputs from all three stages before the outputs can drive anything.

1) Main Control Unit and Exception Handling:

The main control unit is responsible for decoding the opcode of the current instruction and controlling the data path. The truth table for this logic can be found in Table VII. The exception handling logic is omitted from this table due to size and complexity. Since the control unit is already handling the control signals for the halt operation, it also contains the logic to handle exceptions. There are three types of exceptions that are being handled; divide by zero, overflow, and unknown opcode.

The ALU will be in charge of detecting a divide by zero, or an overflow. If the operation is to be a 16 bit signed division, it will check the divisor for a 0 and assert a div0 signal there is an attempt to divide by zero. If an overflow is detected, it will assert the overflow flag. Both of these signals are sent to the main control unit, where it will halt the system by gating all of the clock inputs to the flops. It will do the same for the halt instruction, or any opcode that is unknown.

2) *Sign Extender*: The sign extender in the first stage must be able to handle 4, 8, and 16 bit inputs from the different types of instructions. The main control unit will provide the control signals to let the sign extender know which bits to extend. The logic can be seen in Table X.

3) *ALU Control Unit*: The ALU control unit directly controls the operations of the ALU. It receives an ALUop bit from the main control unit to signal the use of the instruction's function code. If this bit is low, the ALU control signals will be determined by the function code, if it is high, the operation will be addition for the case of store and load instructions. For branching instructions, these signals don't matter because the main ALU results are not used. It would be more energy efficient to

use another bit for those operations to completely shut off the ALU, but there are no energy constraints on our design.

There are 5 output signals from the ALU control unit, four of which are input signals to the main ALU that determine its operations. The fifth output bit, imm_b, is used to bring the immediate value from the instruction into the ALU for the shift and rotate functions. Since there are separate function for rotating left and right, there is no need to treat the immediate as a signed number and it is not sign extended.

4) *Branching and Jump Control Unit*: The jump control unit decides whether to take PC + 2 or PC + offset during a branch or jump instruction. This unit will be part of the critical path for this particular stage. Using the opcode input, it will determine what instruction is being performed and how to drive the jmp output based off the result from the comparator if necessary. The comparator results will be valid after the register file has been indexed, any hazards have been dealt with, and the register contents have propagated through the comparator. The truth table can be seen in Table IX.

All of the branching and jumping logic is handled within this first stage thanks to the large division path of the second stage. The comparator will output either a 00 for equal, 01 for $R1 < R0$, and a 10 for $R1 > R0$. The jump control unit will compare those results to the opcode to determine whether or not a branch will be taken. If the opcode is for JMP, it will assert the jmp control bit no matter what the comparator says.

TABLE X
SIGN EXTENSION LOGIC TABLE

Input		Output
offset_sel[1]	offset_sel[0]	Action
0	0	nothing
0	1	extend 4 bits to 16
1	0	extend 8 bits to 16
1	1	extend 12 bits to 16

TABLE VII
CONTROL LOGIC TRUTH TABLE

Instruction	Input				Output						
	instr[15]	instr[15]	instr[15]	instr[15]	ALUop	offset_sel[1:0]	mem2r	memwr	R0_read	reg_wr	se_imm_a
Type A	0	0	0	0	0	00	0	0	0	1	1
Load	1	0	0	0	1	10	1	0	0	1	0
store	1	0	1	1	1	10	0	1	0	0	0
BLT	0	1	0	0	0	10	0	0	1	0	1
BGT	0	1	0	1	0	10	0	0	1	0	1
BE	0	1	1	0	0	10	0	0	1	0	1
JMP	1	1	0	0	0	11	0	0	0	0	1
Halt	1	1	1	1	0	00	0	0	0	0	1

TABLE VIII
ALU CONTROL LOGIC TRUTH TABLE

Instruction	Input					Output				
	ALUop	instr[3]	instr[2]	instr[1]	instr[0]	alu_ctrl[3]	alu_ctrl[2]	alu_ctrl[1]	alu_ctrl[0]	imm_b
SW/LW	1	X	X	X	X	0	0	0	0	0
Add	0	1	1	1	1	0	0	0	0	0
sub	0	1	1	1	0	0	0	0	1	0
AND	0	1	1	0	1	0	0	1	0	0
OR	0	1	1	0	0	0	0	1	1	0
MULT	0	0	0	0	1	0	1	0	0	0
DIV	0	0	0	1	0	0	1	0	1	0
SHL	0	1	0	1	0	0	1	1	0	1
SHR	0	1	0	1	1	0	1	1	1	1
ROL	0	1	0	0	0	1	0	0	0	1
ROR	0	1	0	0	1	1	0	0	1	1

TABLE IX
JUMP CONTROL LOGIC

Instruction	Input						Output
	instr[15]	instr[14]	instr[13]	instr[12]	cmp_result[1]	cmp_result[0]	jmp
BLT	0	1	0	0	0	0	0
BLT	0	1	0	0	0	1	1
BLT	0	1	0	0	1	0	0
BLT	0	1	0	0	1	1	0
BGT	0	1	0	1	0	0	1
BGT	0	1	0	1	0	1	0
BGT	0	1	0	1	1	0	0
BGT	0	1	0	1	1	1	0
BE	0	1	1	0	0	0	0
BE	0	1	1	0	0	1	0
BE	0	1	1	0	1	0	1
BE	0	1	1	0	1	1	0
JMP	1	1	0	0	0	0	1
JMP	1	1	0	0	0	1	1
JMP	1	1	0	0	1	0	1
JMP	1	1	0	0	1	1	1




Fig. 6: Pipeline Organization Stage One

D. Stage 2

The entire second stage of this design belongs to the Arithmetic Logic Unit as seen in Figure 7. This ALU supports all of the operations listed in Table VIII. Its function is determined by the `ALU_control` in the first stage. The 16 bit signed division will be our longest combinatorial path between stages, so there is very little logic between the ALU and the flip-flops.

E. Stage 3

The third stage of this pipelined processor handles memory references and writes back to the register file as seen in Figure 8. The main logic of this stage is contained in the main memory unit which is described in section two of this document.




Fig. 7: Pipeline Organization Stage Two





Fig. 8: Pipeline Organization Stage Three



V. DESIGN SOURCE CODE

1) Stage One:

```

1 module alu(
    input alu_pkg::in_t      in,
    input alu_pkg::control_e control,
5     output alu_pkg::status_t stat,
    output integer out
);
    import alu_pkg::*;

    logic carry;
    logic signed [17:0] arith;

13     always_comb begin
        case(control)
            OR : out = {16'b0,in.a | in.b};
            AND : out = {16'b0,in.a & in.b};
            MULTI: out = in.a * in.b;
            ROL : out = {16'b0,({in.a, in.a} << in.b%16)};
            ROR : out = {16'b0,({in.a, in.a} >> in.b%16)};
            SHL : out = {16'b0,in.a <<< in.b};
            SHR : out = {16'b0,in.a >>> in.b};
            SUB : begin
                arith = in.a - in.b;
                out = {16'b0, arith[15:0]};
            end
            ADD : begin
                arith = in.a + in.b;
                out = {16'b0, arith[15:0]};
            end
            DIV : begin
                if(in.b != 0) begin
                    out[15:0] = in.a / in.b;
                    out[31:16] = in.a % in.b;
                end
                else begin
                    out = 32'b0;
                    assert(0);
                end
            end
        endcase
41     end

    always_comb begin:flag_logic
        stat.zero = !(out);

        stat.overflow = (control == ADD || control == SUB) ?
            arith[17]^arith[16] : 1'b0;

        if(control == MULTI) stat.sign = out[31];
        else
            stat.sign = out[15];
        end
49     endmodule

```

../source/Design/alu.sv

```

1 module adder(
    input logic [15:0] pc,
    input logic [15:0] offset,
5     output logic [15:0] sum
);
    logic overflow; // If there is an overflow, that is bad!

    assign {overflow, sum} = pc + offset;
9     endmodule

```

../source/Design/adder.sv

```

1 module alu(
    input alu_pkg::in_t      in,
    input alu_pkg::control_e control,
5     output alu_pkg::status_t stat,
    output integer out
);
    import alu_pkg::*;

    logic carry;
    logic signed [17:0] arith;

13     always_comb begin
        case(control)
            OR : out = {16'b0,in.a | in.b};
            AND : out = {16'b0,in.a & in.b};
            MULTI: out = in.a * in.b;
            ROL : out = {16'b0,({in.a, in.a} << in.b%16)};
            ROR : out = {16'b0,({in.a, in.a} >> in.b%16)};
            SHL : out = {16'b0,in.a <<< in.b};
            SHR : out = {16'b0,in.a >>> in.b};
            SUB : begin
                arith = in.a - in.b;
                out = {16'b0, arith[15:0]};
            end
            ADD : begin
                arith = in.a + in.b;
                out = {16'b0, arith[15:0]};
            end
            DIV : begin
                if(in.b != 0) begin
                    out[15:0] = in.a / in.b;
                    out[31:16] = in.a % in.b;
                end
                else begin
                    out = 32'b0;
                    assert(0);
                end
            end
        endcase
41     end

    always_comb begin:flag_logic
        stat.zero = !(out);

        stat.overflow = (control == ADD || control == SUB) ?
            arith[17]^arith[16] : 1'b0;

        if(control == MULTI) stat.sign = out[31];
        else
            stat.sign = out[15];
        end
49     endmodule

```

```

        arith = in.a - in.b;
        out = {16'b0, arith[15:0]};
    end
    ADD : begin
        arith = in.a + in.b;
        out = {16'b0, arith[15:0]};
    end
    DIV : begin
        if(in.b != 0) begin
            out[15:0] = in.a / in.b;
            out[31:16] = in.a % in.b;
        end
        else begin
            out = 32'b0;
            assert(0);
        end
    end
    endcase
41 end

    always_comb begin:flag_logic
        stat.zero = !(out);

        stat.overflow = (control == ADD || control == SUB) ?
            arith[17]^arith[16] : 1'b0;

        if(control == MULTI) stat.sign = out[31];
        else
            stat.sign = out[15];
        end
49     endmodule

```

../source/Design/alu.sv

```

1 package alu_pkg;

    typedef logic signed [15:0] word_16;

5     typedef enum logic[3:0]{
        MULTI= 4'h1,
        DIV = 4'h2,
        ROL = 4'h8,
        ROR = 4'h9,
        SHL = 4'hA,
        SHR = 4'hB,
        OR = 4'hC,
        AND = 4'hD,
        SUB = 4'hE,
        ADD = 4'hF
    } control_e;

    // Status flags for ALU
    // sign asserted when positive
    typedef struct{
        logic sign;
        logic overflow;
        logic zero;
    } status_t;

    // Status flags for ALU
    // sign asserted when positive
    typedef struct{
        word_16 a;
        word_16 b;
    } in_t;
33 endpackage

```

../source/Design/alu_pkg.sv

```

1 module comparator(
    input wire [15:0] in1,
    input wire [15:0] in2,
5     output types_pkg::result_t cmp_result
);
    import types_pkg::*;

    assign cmp_result = (in1 > in2) ? GREATER :
        (in1 < in2) ? LESS :
        (in1 == in2) ? EQUAL :
        UNKNOWN;
11     endmodule

```

../source/Design/comparator.sv

```

1 module control_alu(
    input alu_pkg::control_e func,
    input wire ALUop,
5     output alu_pkg::control_e alu_ctrl,
    output logic immb,
6

```

```

output logic      R0_en
);
import alu_pkg::*;

assign immb = ((func == ROR)|| (func == ROL)|| (func == SHR)|| (func
== SHL));
assign R0_en = ((func == MULTI)|| (func == DIV));
assign alu_ctrl = (ALUop) ? ADD : func;
endmodule

```

../source/Design/control_alu.sv

2) Stage Two:

```

module control_hazard_unit(
    input wire      s2_R0_en,
    input wire      s3_R0_en,
    input types_pkg::opcode_t  opcode,
    input types_pkg::opcode_t  s2_opcode,
    input types_pkg::opcode_t  s3_opcode,

    input wire      [3:0] r1,
    input wire      [3:0] r2,
    input wire      [3:0] s2_r1,
    input wire      [3:0] s3_r1,

    output logic    [10:0] haz,
    output logic    stall
);
import alu_pkg::*;
import types_pkg::*;

logic stall_logic;
logic haz11;
logic haz12;

logic haz0, haz1, haz2, haz3, haz4, haz5, haz6, haz7, haz8,
haz9, haz10;

// Arithmetic or load followed two instructions later
// another arithmetic(Or STORE) using same destination
// register for R1.
assign haz0 = ((opcode == ARITHM))
&&((s3_opcode == ARITHM))
&&((r1 == s3_r1));
assign haz[0] = (haz0) ? 1'b1 : 1'b0 ;

// Arithmetic or load directly followed by an arithmetic
// op with the R1 as the first destination.
assign haz1 = ((opcode == ARITHM))
&&((s2_opcode == ARITHM)|| (s2_opcode == LW))
&&((r1 == s2_r1));
assign haz[1] = (haz1) ? 1'b1 : 1'b0;

// Arithmetic or load directly followed by an arithmetic
// op with the R2 as the first destination.
assign haz2 = ((opcode == ARITHM))
&&((s2_opcode == ARITHM)|| (s2_opcode == LW))
&&((r2 == s2_r1));
assign haz[2] = (haz2) ? 1'b1 : 1'b0;

// Arithmetic or load followed 2 instructions later by an
// arithmetic op with the R2 as the first destination
assign haz3 = ((opcode == ARITHM))
&&((s3_opcode == ARITHM)|| (s3_opcode == LW))
&&((r2 == s3_r1));
assign haz[3] = (haz3) ? 1'b1 : 1'b0;

// An Arithmetic operation is followed directly by a
// branch instruction
assign haz4 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
&&((s2_opcode == ARITHM));
assign haz[4] = (haz4) ? 1'b1 : 1'b0;

// LOAD is followed directly, or second instruction, by a
// branch instruction using the dest register for compare.
// Also if an arithmetic op was followed 2 instructions
// later by a branch instruction using its dest register
assign haz5 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
&&((s3_opcode == LW)|| (s2_opcode == LW)|| (s3_opcode ==
ARITHM))
&&((r1 == s2_r1)|| (r1 == s3_r1)&&!(s2_opcode == LW));
assign haz[5] = (haz5 && !haz4) ? 1'b1 : 1'b0;

// Multiply or divide is followed directly by a branch
// instruction(What registers they specify does not matter.
// This is for R0 which is implicitly used by all 3 types)
assign haz6 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
&&((s2_R0_en)); // Only if MULTI or DIV
assign haz[6] = (haz6) ? 1'b1 : 1'b0;

// Multiply or divide is followed 2 instructions later by
// a branch instruction(What registers they specify does
// not matter. This is for R0 which is implicitly used by
// all 3 types)

```

```

assign haz7 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
&&((s3_R0_en)); // Only if MULTI or DIV
assign haz[7] = (haz7) ? 1'b1 : 1'b0;

// =====
// These LW/SW things might be checking the wrong registers
// Check here if problems occur
// =====

// LOAD is followed directly by a STORE instruction
// using same reg for dest(load)/src(store)
assign haz8 = ((opcode == SW))
&&((s2_opcode == LW))
&&((r1 == s2_r1)|| (r2 == s2_r1));
assign haz[8] = (haz8) ? 1'b1 : 1'b0;

// LOAD is followed 2 instructions later by a STORE
// instruction using same reg for dest(load)/src(store)
assign haz9 = ((opcode == SW))
&&((s3_opcode == LW))
&&((r1 == s3_r1)|| (r2 == s3_r1));
assign haz[9] = (haz9 && !haz10) ? 1'b1 : 1'b0;
// Arithmetic instruction followed directly by a STORE
// instruction using same reg for dest/src
assign haz10 = ((opcode == SW))
&&((s2_opcode == ARITHM))
&&((r1 == s2_r1)|| (r2 == s2_r1));
assign haz[10] = (haz10) ? 1'b1 : 1'b0;

// LOAD is followed directly by a branch instruction
// using the dest register for compare
assign stall_logic = ((opcode == BE)|| (opcode == BLT)|| (opcode ==
BGT))
&&((s2_opcode == LW))
&&((r1 == s2_r1)|| (r2 == s2_r1));
assign stall = (stall_logic) ? 1'b1 : 1'b0;
endmodule

```

../source/Design/control_hazard_unit.sv

```

module control_jump(
    input types_pkg::result_t  cmp_result,
    input types_pkg::opcode_t  opcode,

    output logic  jmp
);
import types_pkg::*;

always_comb begin
    case(opcode)
        BLT:
            if(cmp_result == LESS)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        BGT:
            if(cmp_result == GREATER)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        BE:
            if(cmp_result == EQUAL)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        JMP:
            jmp = 1'b1;
        default:
            jmp = 1'b0;
    endcase
end
endmodule

```

../source/Design/control_jump.sv

```

module control_main(
    input types_pkg::opcode_t  opcode,
    input alu_pkg::control_e  func,
    input wire      div0,
    input wire      overflow,

    output logic      ALUop,
    output types_pkg::sel_t  offset_sel,
    output logic      mem2r,
    output logic      memwr,
    output logic      halt_sys,
    output logic      reg_wr,
    output logic      R0_read,
    output logic      se_imm_a
);

```

```

import types_pkg::*;
import alu_pkg::*;

always_comb begin
    if (div0 || overflow) begin // Exception
        ALUop = 1'b0;
        offset_sel = NONE;
        mem2r = 1'b0;
        memwr = 1'b0;
        halt_sys = 1'b1;
        reg_wr = 1'b0;
        R0_read = 1'b0;
        se_imm_a = 1'b0;
    end
    else begin
        case (opcode)
            ARITHM: begin
                ALUop = 1'b0;
                if ((func == ROR) || (func == ROL) || (func == SHL) || (func ==
                    SHR))
                    offset_sel = FOURBIT;
                else
                    offset_sel = NONE;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b1;
                R0_read = 1'b0;
                se_imm_a = 1'b0; // Not soooo sure bout this one
            end
            LW: begin
                ALUop = 1'b1;
                offset_sel = FOURBIT;
                mem2r = 1'b1;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b1;
                R0_read = 1'b0;
                se_imm_a = 1'b1;
            end
            SW: begin
                ALUop = 1'b1;
                offset_sel = FOURBIT;
                mem2r = 1'b0;
                memwr = 1'b1;
                halt_sys = 1'b0;
                reg_wr = 1'b0;
                R0_read = 1'b0;
                se_imm_a = 1'b1;
            end
            BLT: begin
                ALUop = 1'b1;
                offset_sel = EIGHTBIT;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b0;
                R0_read = 1'b1;
                se_imm_a = 1'b1;
            end
            BGT: begin
                ALUop = 1'b1;
                offset_sel = EIGHTBIT;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b0;
                R0_read = 1'b1;
                se_imm_a = 1'b1;
            end
            BE: begin
                ALUop = 1'b1;
                offset_sel = EIGHTBIT;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b0;
                R0_read = 1'b1;
                se_imm_a = 1'b1;
            end
            JMP: begin
                ALUop = 1'b1;
                offset_sel = TWELVEBIT;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b0;
                reg_wr = 1'b0;
                R0_read = 1'b0;
                se_imm_a = 1'b1;
            end
            HALT: begin
                ALUop = 1'b0;
                offset_sel = NONE;
                mem2r = 1'b0;
                memwr = 1'b0;
                halt_sys = 1'b1;
                reg_wr = 1'b0;

```

```

        R0_read = 1'b0;
        se_imm_a = 1'b1;
    end

    default: begin // Exception
        ALUop = 1'b0;
        offset_sel = NONE;
        mem2r = 1'b0;
        memwr = 1'b0;
        halt_sys = 1'b1;
        reg_wr = 1'b0;
        R0_read = 1'b0;
        se_imm_a = 1'b0;
    end
endcase
end // if(exception)
end
endmodule

```

../source/Design/control_main.sv

```

//=====
2 // Main memory block
// Word addressable (16-bit)
//=====
6
module mem_main(
    input wire    rst,
    input wire    clk,
    input wire    halt_sys,

    input wire    write_en,
    input wire [15:0] address,
    input wire [15:0] write_data,

    output logic [15:0] data_out
);
    logic clockg;

    logic [7:0] memory[65536:0]; // Memory block. 16 bit address
    with 16 bit data
    logic [7:0] shadow_memory[65536:0] = '{default:0};

    always_comb begin: clock_gating
        clockg = (halt_sys == 1'b1 || write_en == 1'b0) ? 1'b0 : clk; //flop
        clock_gated
    end

    always_comb begin: memory_read_logic
        data_out = {memory[address], memory[address + 1]}; // Always
        read the data from the address
    end

    always_ff@(posedge clockg ,posedge rst) begin:
        memory_rst_and_write
        if (rst == 1'b1) memory <= shadow_memory; // If rst is asserted,
        we want to clear the flops
        else if (write_en) (memory[address], memory[address
        + 1]) <= write_data; // Flop the input
    end
endmodule

```

../source/Design/mem_main.sv

```

module mem_program(
    input wire [15:0] address,
    output logic [15:0] data_out
);
    logic rst = 0;

    // logic [65535:0][7:0] memory = 0; // Memory block. 16 bit
    address with 16 bit data
    logic [7:0] memory[100:0] = '{default:8'b0}; // Memory block.
    16 bit address with 16 bit data

    assign data_out = {memory[address], memory[address+1]}; // Always
    read the data from the address
endmodule

```

../source/Design/mem_program.sv

```

module mem_register(
    input wire    rst,
    input wire    clk,
    input wire    halt_sys,

    input wire    R0_read,
    input wire [3:0] rai,

```

```

    input wire [3:0] ra2,

    input wire write_en,
    input wire R0_en,
    input wire [3:0] write_address,
    input wire [31:0] write_data,

    output logic [15:0] rd1,
    output logic [15:0] rd2
);

19 reg [15:0] write_data_high;
    reg [15:0] write_data_low;
    reg clockg;

23 logic [15:0] registers[31:0]; // Memory block. 4 bit
    address with 16 bit data
    logic [15:0] zregisters[31:0] = '{default:0};

    assign {write_data_high, write_data_low} = write_data; //
    Split the input data into two words

27 //generates clock that will only allow writes when they are
    supposed to.
    always_comb begin: clock_gating
        clockg = (halt_sys == 1'b1 || write_en == 1'b0) ? 1'b0 : clk; //flop
        clock gated
31 end

    //Combinatorial read logic
    always_comb begin: memory_read_logic
35 rd1 = registers[ra1]; // Always read the data from the address
        rd2 = (R0_read) ? registers[0] : registers[ra2]; // if
        R0_read is high then R0 contents are output at r2
    end

39 //sequential write logic.
    always_ff@(posedge clockg, posedge rst) begin: mem_reg_flop
        if (rst == 1'b1) begin
            registers <= zregisters; // If rst is asserted, we want to
            clear the flops
43 end
        else begin // Write data to reg, and write top 16 bits to R0 if
            R0_en is high
            if (R0_en) registers[0] <= write_data_high;
            registers[write_address] <= write_data_low; // Flop the
            input
47 end
    end
endmodule

```

../source/Design/mem_register.sv

```

module mux
    #(parameter SIZE = 16, parameter IS3WAY = 1) (
3 input wire [IS3WAY:0] sel,

    input wire [(SIZE - 1):0] in1,
    input wire [(SIZE - 1):0] in2,
    input wire [(SIZE - 1):0] in3,

    output logic [(SIZE - 1):0] out
);

11 always_comb begin
    if (IS3WAY) begin //3 to one mux
        case (sel)
15 2'b00:
            out = in1;
        2'b10:
            out = in2;
        2'b01:
            out = in3;
        2'b11: begin
            out = 32'bX;
23 end
        endcase
    end
    else begin
27 case (sel) // 2 to one mux
        1'b0:
            out = in1;
        1'b1:
            out = in2;
31 endcase
    end
end
endmodule
35

```

../source/Design/mux.sv

```

1 import alu_pkg::*;
module reg_pipe_stage_a(
    input wire clk,

```

```

    input wire rst,
    input wire halt_sys,
    input wire stall,

    input wire [1:0] in_memc,
    input wire in_reg_wr,
    input wire [15:0] in_alu_a,
    input wire [15:0] in_alu_b,
    input wire [15:0] in_R1_data,

13 input wire in_R0_en,
    input control_e in_alu_ctrl,
    input wire [7:0] in_instr, // Top 8 bits of instruction for
    opcode and dest reg

17 input wire in_haz2,
    input wire in_haz1,
    input wire in_haz8,
    output logic out_haz8,
    output logic out_haz1,
    output logic out_haz2,
    output logic [1:0] out_memc,
    output logic out_reg_wr,
25 output logic [15:0] out_alu_a,
    output logic [15:0] out_alu_b,
    output logic [15:0] out_R1_data,

29 output logic out_R0_en,
    output control_e out_alu_ctrl,
    output logic [7:0] out_instr // Top 8 bits of instruction for
    opcode and dest reg
33 );

    always_ff@ (posedge clk or posedge rst) begin: stage_A_flop
        if (rst) begin
            out_memc <= 2'd0;
            out_reg_wr <= 1'd0;
            out_alu_a <= 16'd0;
            out_alu_b <= 16'd0;
            out_R1_data <= 16'd0;
            out_haz1 <= 1'b0;
            out_haz2 <= 1'b0;
            out_haz8 <= 1'b0;
            out_R0_en <= 1'd0;
            out_alu_ctrl <= ADD;
            out_instr <= 8'd0; // Top 8 bits of instruction // If
            rst is asserted, we want to clear the flops

49 end
        else begin
            if (halt_sys || stall) begin
                // Stay the same value. System is halted.
53 end
            else // Flop the input
                out_memc <= in_memc;
                out_reg_wr <= in_reg_wr;
                out_alu_a <= in_alu_a;
                out_alu_b <= in_alu_b;
                out_R1_data <= in_R1_data;
                out_haz1 <= in_haz1;
                out_haz2 <= in_haz2;
                out_haz8 <= in_haz8;
                out_R0_en <= in_R0_en;
                out_alu_ctrl <= in_alu_ctrl;
                out_instr <= in_instr;
65 end
        end
endmodule

```

../source/Design/reg_pipe_stage_a.sv

```

module reg_pipe_stage_b(
    input wire clk,
    input wire rst,
    input wire halt_sys,
    input wire stall,

    input wire [1:0] in_memc,
    input wire in_reg_wr,
    input integer in_alu,
    input wire [15:0] in_R1_data,

8 input wire in_R0_en,
    input wire [7:0] in_instr, // Top 8 bits of instruction for
    opcode and dest reg

12 output logic [1:0] out_memc,
    output logic out_reg_wr,
    output integer out_alu,
    output logic [15:0] out_R1_data,

16 output logic out_R0_en,
    output logic [7:0] out_instr // Top 8 bits of instruction for
    opcode and dest reg
20 );

```



```

24 always_ff@ (posedge clk or posedge rst) begin: stage_B_flop
    if (rst) begin
        out_memc    <= 2'd0;
        out_reg_wr   <= 1'd0;
28        out_alu     <= 32'd0;
        out_R1_data  <= 16'd0;
        out_R0_en    <= 1'd0;
        out_instr    <= 8'd0; // Top 8 bits of instruction // If
                                // rst is asserted, we want to clear the flops
32    end
    else begin
        if (halt_sys || stall) begin
            // Stay the same value. System is halted.
        end
36    else
        // Flop the input
        out_memc    <= in_memc;
        out_reg_wr   <= in_reg_wr;
40        out_alu     <= in_alu;
        out_R1_data  <= in_R1_data;
        out_R0_en    <= in_R0_en;
        out_instr    <= in_instr;
44    end
end
endmodule

```

../source/Design/reg_pipe_stage_b.sv

```

module reg_program_counter(
2   input wire clk,
   input wire rst,

   input wire halt_sys, // Control signal from main control to halt
6   input wire stall,   // Control signal from hazard unit to stall
   // for one cycle

   input wire [15:0] in_address, // Next PC address

10  output logic [15:0] out_address // Current PC address
);

always_ff@ (posedge clk or posedge rst) begin:
   program_counter_flop
14   if (rst) begin
       out_address <= 16'd0;
   end
   else begin
18       if (halt_sys || stall)
           out_address <= out_address; // Stay the same value. System
           is halted.
       else
           out_address <= in_address; // Flop the input
22   end
end
endmodule

```

../source/Design/reg_program_counter.sv

```

module shift_one(
   input wire [15:0] in,
4   output logic [15:0] out
);

assign out = {in << 1};
8
endmodule

```

../source/Design/shift_one.sv

3) Stage Three:

```

module sign_extender(
   input types_pkg::sel_t offset_sel,
3   input wire [11:0] input_value,
   output logic [15:0] se_value
);
import types_pkg::*;

always_comb begin
   case (offset_sel)
11   NONE:
       se_value = {4'h0, input_value};
   FOURBIT:
       if (input_value[3]) // Might not be sign extending these
           correctly
15       se_value = {12'hfff, input_value[3:0]};
       else
           se_value = {12'h000, input_value[3:0]};
   EIGHTBIT:
       if (input_value[7]) // Might not be sign extending these
           correctly
19

```

```

       se_value = {8'hff, input_value[7:0]};
   else
       se_value = {8'h00, input_value[7:0]};

   TWELVEBIT:
       if (input_value[11]) // Might not be sign extending these
           correctly
27       se_value = {4'hf, input_value[11:0]};
       else
           se_value = {4'h0, input_value[11:0]};
   endcase
31 end
endmodule

```

../source/Design/sign_extender.sv

```

module stage_one(
   input wire clk,
   input wire rst,

4   input wire [15:0] s3_instruction,

   input wire s2_R0_en,
   input wire s3_R0_en,

8   input wire [31:0] s2_alu,
   input wire [31:0] s3_data,

   input wire s3_reg_wr,
   input wire s3_mem2r,

12   //flopped outputs
   output reg stall,
   output reg halt_sys,
   output types_pkg::memc_t out_memc,
   output reg out_reg_wr,
20   output alu_pkg::in_t out_alu,
   output reg out_haz1,
   output reg out_haz2,
   output reg out_haz8,
   output reg out_R0_en,
   output alu_pkg::control_e out_alu_ctrl,
   output types_pkg::uword out_instr,
28   output types_pkg::uword out_R1_data,

   output types_pkg::memc_t memc
);

import types_pkg::*;
import alu_pkg::*;

36   // Local logic instantiations
   // =====
   uword PC_address;

40   logic [15:0] instruction;

   opcode_t opcode;
44   control_e func_code;

   sel_t offset_sel;
   wire [15:0] offset_se;
   wire [15:0] offset_shifted;
48

   wire [15:0] cmp_a;
   wire [15:0] cmp_b;
   result_t cmp_result;

52   wire [15:0] PC_no_jump;
   wire [15:0] PC_jump;
   wire [15:0] PC_next;

   uword R1_data;
   uword R1_data_muxed;
60   wire [15:0] r2_data;

   wire [10:0] haz;
   wire R0_en;

64   reg R0_read;
   memc_t s3_memc;
   reg ALUop;
   reg reg_wr;
68   reg se_imm_a;
   control_e alucontrol;
   reg immb;
   reg jmp;
72   in_t alu_muxed;

   assign opcode = opcode_t'(instruction[15:12]);
   assign func_code = control_e'(instruction[3:0]);

76   // Stage 1 Flip-Flop
   // =====

```

```

80 always_ff0 (posedge clk or posedge rst) begin: stage_A_flop
    if (rst) begin
        out_memc      <= memc_t' (2'd0);
        out_reg_wr     <= 1'd0;
        out_alu.a      <= 16'd0;
84        out_alu.b      <= 16'd0;
        out_R1_data    <= 16'd0;
        out_haz1       <= 1'b0;
        out_haz2       <= 1'b0;
88        out_haz8       <= 1'b0;
        out_R0_en      <= 1'd0;
        out_alu_ctrl   <= ADD;
        out_instr      <= 8'd0; // Top 8 bits of
92        instruction // If rst is asserted, we want to clear the flops

    end
    else begin
        if (halt_sys || stall) begin
96            // Stay the same value. System is halted.
        end
        else
            // Flop the input
            out_memc      <= memc;
            out_reg_wr     <= reg_wr;
            out_alu        <= alu_muxed;
            out_R1_data    <= R1_data_muxed;
            out_haz1       <= haz[1];
            out_haz2       <= haz[2];
            out_haz8       <= haz[8];
            out_R0_en      <= R0_en;
            out_alu_ctrl   <= alucontrol;
            out_instr      <= instruction;
108        end
    end
end

112 //| PC adder instantiation
//|
=====
adder pc_adder (
116     .pc(PC_address),
     .offset(16'd2),
     .sum(PC_no_jump)
);

120 //| Jump adder instantiation
//|
=====
adder jump_adder (
124     .pc(PC_no_jump),
     .offset(offset_shifted),
     .sum(PC_jump)
);

128 //| Memory Instantiations
//|
=====
mem_program program_memory (
132     .address(PC_address),
     .data_out(instruction)
);

reg_program_counter pc_reg (
136     .clk(clk),
     .rst(rst),

     .halt_sys(halt_sys), // Control signal from main control
     to halt cpu
     .stall(stall),       // Control signal from hazard unit
     to stall for one cycle

     .in_address(PC_next), // Next PC address
     .out_address(PC_address) // Current PC address
144 );

mem_register register_file (
148     .rst(rst),
     .clk(clk),
     .halt_sys(halt_sys),

     .R0_read(R0_read),
     .ra1(instruction[11:8]),
     .ra2(instruction[7:4]),
152
     .write_en(s3_reg_wr || s3_mem2r),
     .R0_en(s3_R0_en),
     .write_address(s3_instruction[11:8]), // r1 address
     .write_data(s3_data),
156
     .rd1(R1_data),
     .rd2(r2_data)
160 );

164 //| Main Control Unit
//|
=====
control_main Control_unit (
168     .opcode(opcode),
     .func(func_code),
     .div0(1'b0),
     .overflow(1'b0),

     .ALUop(ALUop),
     .offset_sel(offset_sel),

     .mem2r(memc.mem2r),
     .memwr(memc.memwr),
     .halt_sys(halt_sys),
     .reg_wr(reg_wr),
     .R0_read(R0_read),
     .se_imm_a(se_imm_a)
);

184 control_alu alu_control (
     .func(func_code),
     .ALUop(ALUop),

     .alu_ctrl(alucontrol),
     .immb(immb),
     .R0_en(R0_en)
);

192 control_jump jump_unit (
     .cmp_result(cmp_result),
     .opcode(opcode),

     .jmp(jmp)
);

200 //| Hazard Detection Unit
//|
=====
control_hazard_unit HDU (
204     .s2_R0_en(s2_R0_en),
     .s3_R0_en(s3_R0_en),
     .opcode(opcode),
     .s2_opcode(opcode_t'(out_instr[15:12])), // s2 and s3
     instructions hold
     .s3_opcode(opcode_t'(s3_instruction[15:12])), // top 8 bits
     of that instr

     .r1(instruction[11:8]),
     .r2(instruction[7:4]),
     .s2_r1(out_instr[11:8]),
     .s3_r1(s3_instruction[11:8]),

     .haz(haz),
     .stall(stall)
216 );

220 //| Sign Extending unitw
//|
=====
sign_extender sign_extend (
     .offset_sel(offset_sel),
     .input_value(instruction[11:0]), // 11:0 to handle all 3
     different sized offsets.

     .se_value(offset_se)
224 );

228 //| Shift Left Unit
//|
=====
shift_one shift1 (
232     .in(offset_se),
     .out(offset_shifted)
);

236 //| Comparator
//|
=====
comparator cmp (
240     .in1(cmp_a),
     .in2(cmp_b),

     .cmp_result(cmp_result)
244 );

248 //| Mux
//|
=====
mux #(
     .SIZE(16),
     .IS3WAY(0)
) Mux0 (
252     .sel(jmp),
     .in1(PC_no_jump),
     .in2(PC_jump),
     .in3(16'b0),

     .out(PC_next)
256 );

//| Mux before comparator with R1

```

```

260 //|
mux #(
    .SIZE(16),
    .IS3WAY(1)
264 )mux1(
    .sel({haz[4], haz[5]}),

    .in1(R1_data),
    .in2(s2_alu[15:0]),
    .in3(s3_data[15:0]),

    .out(cmp_a)
272 );

//| Mux before comparator with R2
//|
276 mux #(
    .SIZE(16),
    .IS3WAY(1)
)mux2(
    .sel({haz[6], haz[7]}),

    .in1(r2_data),
    .in2(s2_alu[31:16]),
    .in3(s3_data[31:16]),

    .out(cmp_b)
288 );

//| Mux for R1_data
//|
292 mux #(
    .SIZE(16),
    .IS3WAY(1)
)mux3(
    .sel({haz[10], haz[9]}), // mem2r

    .in1(R1_data),
    .in2(s2_alu[15:0]),
    .in3(s3_data[15:0]),

    .out(R1_data_muxed)
304 );

//| Mux for ALU_a
//|
308 mux #(
    .SIZE(16),
    .IS3WAY(1)
)mux4(
    .sel({haz[0], se_imm_a}),
    .in1(R1_data),
    .in2(s3_data[15:0]),
    .in3(offset_se),

    .out(alu_muxed.a)
316 );

//| Mux for ALU_B
//|
320 mux #(
    .SIZE(16),
    .IS3WAY(1)
)mux5(
    .sel({immb, haz[3]}),
    .in1(r2_data),
    .in2({12'd0, instruction[7:4]}),
    .in3(s3_data[15:0]),

    .out(alu_muxed.b)
328 );

332 endmodule

```

../source/Design/stage_one.sv

```

module stage_three(
    input wire clk,
    input wire rst,
    input types_pkg::uword instruction,

    input reg [31:0] alu,
    input types_pkg::memc_t memc,
    input types_pkg::uword r1_data,
    input wire r0_en,
    input wire halt_sys,

    output reg [31:0] data,
    output types_pkg::uword r1_data_out,
    output types_pkg::memc_t out_memc,
    output reg out_r0_en,

```

```

16 output types_pkg::uword instruction_out
);
import types_pkg::*;

20 logic [15:0] data_muxed;
uword mem_data;
opcode_t opcode;

24 assign data = {alu[31:16], data_muxed[15:0]};
assign out_r0_en = r0_en;
assign out_memc = memc;
assign instruction_out = instruction;
28 assign r1_data_out = r1_data;
assign opcode = opcode_t'(instruction[15:12]);

32 mux #(
    .SIZE(16),
    .IS3WAY(0)
)mux9(
    .sel(memc.mem2r),
    .in1(alu[15:0]),
    .in2(mem_data),
    .in3(16'b0),

    .out(data_muxed[15:0])
36 );

//| Main Memory
//|
44 mem_main main_amemory(
    .rst(rst),
    .clk(clk),
    .halt_sys(halt_sys),

    .write_en(memc.memwr),
    .address(alu[15:0]),
    .write_data(r1_data),
    .data_out(mem_data)
48 );

52
56 endmodule

```

../source/Design/stage_three.sv

```

module stage_two(
    input rst,
    input clk,

    input reg halt_sys,
    input reg stall,

    input types_pkg::memc_t in_memc,
    input alu_pkg::int in_alu,
    input alu_pkg::control_e alu_control,
    input [15:0] in_R1_data,
    input in_R0_en,
    input wire [15:0] in_instr,
    input wire haz1,
    input wire haz2,
    input wire haz8,
    input wire [31:0] s3_data,
    input wire in_reg_wr,
    output reg out_reg_wr,
    output types_pkg::memc_t out_memc,
    output reg [31:0] out_alu,
    output reg [31:0] out_alu_result,
    output reg [15:0] out_R1_data,
    output reg out_R0_en,
    output reg [15:0] out_instr
);

import alu_pkg::*;
import types_pkg::*;

31 control_e alucontrol;
status_t alustatus;
integer aluout;
reg [15:0] in_R1_data_muxed;

35 in_t alu_muxed;

assign out_alu_result = aluout;
39 //| Stage B flip flop
//| =====
always_ff@(posedge clk or posedge rst) begin: stage_B_flip
    if (rst) begin
        out_memc <= memc_t'(2'd0);
        out_alu <= 32'd0;
        out_R1_data <= 16'd0;
        out_R0_en <= 1'd0;
        out_instr <= 8'd0; // Top 8 bits of
        instruction // If rst is asserted, we want to clear the flops
        out_reg_wr <= 1'd0;
    end
43
47
end

```

```

51     else begin
52         if(halt_sys || stall) begin
53             // Stay the same value. System is halted.
54         end
55     else
56         // Flop the input
57         out_memc    <= in_memc;
58         out_alu     <= aluout;
59         out_R1_data <= in_R1_data_muxed;
60         out_R0_en   <= in_R0_en;
61         out_instr   <= in_instr;
62         out_reg_wr  <= in_reg_wr;
63     end
64 end
65
66 mux #(
67     .SIZE(16),
68     .IS3WAY(0)
69 )muxa(
70     .sel(haz1),
71     .in1(in_alu.a),
72     .in2(s3_data[15:0]),
73     .in3(16'b0),
74
75     .out(alu_muxed.a)
76 );
77
78 mux #(
79     .SIZE(16),
80     .IS3WAY(0)
81 )muxb(
82     .sel(haz2),
83     .in1(in_alu.b),
84     .in2(s3_data[15:0]),
85     .in3(16'b0),
86
87     .out(alu_muxed.b)
88 );
89
90 mux #(
91     .SIZE(16),
92     .IS3WAY(0)
93 )muxc(
94     .sel(haz8),
95     .in1(in_R1_data),
96     .in2(s3_data[15:0]),
97     .in3(16'b0),
98
99     .out(in_R1_data_muxed)
100 );
101
102 //| ALU instantiation
103 //|
104
105 alu main_alu(
106     .in    (alu_muxed),
107     .control(alu_control),
108     .stat  (alustat),
109     .out   (aluout)
110 );
111
112 endmodule

```

../source/Design/stage_two.sv

```

1 module top (
2     input wire clk,
3     input wire rst
4 );
5
6 import types_pkg::*;
7 import alu_pkg::*;
8
9 //| Stage One
10 memc_t memc;
11
12 reg s1_R0_en;
13
14 types_pkg::memc_t s1_memc;
15 reg s1_reg_wr;
16 reg halt_sys;
17 reg stall;
18 in_t s1_alu_inputs;
19 uword s1_R1_data;
20 uword s1_instruction;
21 uword s2_instruction;
22 control_e s1_alu_control;
23
24 //| Stage Two
25 memc_t s2_memc;
26 wire s2_reg_wr;
27
28 //| stage 3
29 wire s3_reg_wr;
30 memc_t s3_memc;

```

```

34 uword s3_R1_data;
35 uword s3_instruction;
36 wire [31:0] s3_data;
37 reg s3_R0_en;
38 reg s1_haz2;
39 reg s1_haz1;
40 reg s1_haz8;
41 wire [31:0] s2_alu_result;
42 uword s2_R1_data;
43 integer s3_alu;
44
45 stage_one st1(
46     .clk(clk),
47     .rst(rst),
48     .s3_data(s3_data),
49     .s3_instruction(s3_instruction),
50     .s2_R0_en(s1_R0_en),
51     .s3_R0_en(s3_R0_en),
52     .s2_alu(s2_alu_result),
53     .memc(memc),
54
55     .s3_reg_wr(s3_reg_wr),
56     .s3_mem2r(s3_memc.mem2r),
57
58     //outputs
59     .out_memc(s1_memc),
60     .out_R1_data(s1_R1_data),
61     .out_reg_wr(s2_reg_wr),
62     .halt_sys(halt_sys),
63     .stall(stall),
64     .out_alu(s1_alu_inputs),
65     .out_haz1(s1_haz1),
66     .out_haz2(s1_haz2),
67     .out_haz8(s1_haz8),
68     .out_R0_en(s1_R0_en),
69     .out_alu_ctrl(s1_alu_control),
70     .out_instr(s1_instruction)
71 );
72
73 stage_two st2(
74     .rst(rst),
75     .clk(clk),
76
77     .halt_sys(halt_sys),
78     .stall(stall),
79
80     .in_alu(s1_alu_inputs),
81     .in_R1_data(s1_R1_data),
82     .in_R0_en(s1_R0_en),
83     .in_instr(s1_instruction),
84     .in_memc(s1_memc),
85     .in_reg_wr(s2_reg_wr),
86     .haz1(s1_haz1),
87     .haz2(s1_haz2),
88     .haz8(s1_haz8),
89     .s3_data(s3_data),
90     .alu_control(s1_alu_control),
91
92     .out_reg_wr(s3_reg_wr),
93     .out_memc(s2_memc),
94     .out_alu_result(s2_alu_result), // for reg forwarding
95     .out_alu(s3_alu),
96     .out_R1_data(s2_R1_data),
97     .out_R0_en(s3_R0_en),
98     .out_instr(s2_instruction)
99 );
100
101 stage_three st3(
102     .clk(clk),
103     .rst(rst),
104     .memc(s2_memc),
105     .instruction(s2_instruction),
106     .r1_data(s2_R1_data),
107
108     .halt_sys(halt_sys),
109     .alu(s3_alu),
110     .out_memc(s3_memc),
111     .r0_en(s3_R0_en),
112
113     .instruction_out(s3_instruction),
114     .out_r0_en(),
115     .r1_data_out(s3_R1_data),
116     .data(s3_data)
117 );
118 endmodule

```

../source/Design/top.sv

```

1 package types_pkg;
2 import alu_pkg::*;
3
4 typedef logic [15:0] uword;
5
6 typedef enum logic[1:0]{
7     GREATER    = 2'b00,
8     LESS      = 2'b01,
9     EQUAL     = 2'b10,

```

```

UNKNOWN      = 2'b11
} result_t;

13 typedef enum logic[3:0]{
    ARITHM      = 4'b0000,
    LW          = 4'b0001,
    SW          = 4'b0011,
17    BLT        = 4'b0100,
    BGT         = 4'b0101,
    BE          = 4'b0110,
    JMP         = 4'b0110,
21    HALT       = 4'b1111
} opcode_t;

typedef enum logic[1:0]{
25    NONE       = 2'b00,
    FOURBIT     = 2'b01,
    EIGHTBIT    = 2'b10,
    TWELVEBIT   = 2'b11
29 } sel_t;

// Status flags for ALU
// sign asserted when positive
33 typedef struct{
    logic memwrr;
    logic mem2r;
} memc_t;
37 endpackage

```

../source/Design/types_pkg.sv

VI. VERIFICATION SOURCE CODE

```

import alu_pkg::*;
import types_pkg::*;
//`define VERBOSE

task static print_alu_state(string ident, integer result, control_e
control, in_t in, integer out, status_t stat, reg ov);
6 case(control)
    default :begin
        $display("%s -- time %4d - op: %s", ident, $time(),
            control.name);
        $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b",
            stat.sign, stat.overflow, stat.zero, result[15], ov,
            !(result));
10        $display("%11d - %b", in.a, in.a);
        $display("%11d - %b", in.b, in.b);
        $display("-----");
        $display("%11d - %b <-- result", signed'(out[15:0]),
            out[15:0]);
14        $display("%11d - %b <-- expected \n",
            signed'(result[15:0]), result[15:0]);
        end

MULT: begin
18        $display("%s -- time %4d - op: %s", ident, $time(),
            control.name);
        $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b",
            stat.sign, stat.overflow, stat.zero, result[31], ov,
            !(result));
        $display("%11d - %b", in.a, in.a);
        $display("%11d - %b", in.b, in.b);
22        $display("-----");
        $display("%11d - %b <-- result", out[31:0], out[31:0]);
        $display("%11d - %b <-- expected \n", result[31:0],
            result[31:0]);
        end

DIV: begin
26        $display("%s -- time %4d - op: %s", ident, $time(),
            control.name);
        $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b",
            stat.sign, stat.overflow, stat.zero, result[15], ov,
            !(result));
30        $display("%11d - %b", in.a, in.a);
        $display("%11d - %b", in.b, in.b);
        $display("-----");
        $display("%11d - %b <-- result", out[15:0], out[15:0]);
34        $display("%11d - %b <-- expected \n", result[15:0],
            result[15:0]);
        end
    endcase
endtask

38 function automatic check_alu_outputs(
    status_t stat,
    control_e control,
    in_t in,
    integer out
42 );
    reg ov;
46

```

```

reg simsign;
integer result;
reg signed [15:0] tarith;
integer failure_count = 0;

50 case(control)
    OR : result = {16'b0, in.a | in.b};
    AND : result = {16'b0, in.a & in.b};
    MULT: result = in.a * in.b;
    ROL : result = {16'b0, ({in.a, in.a} <<< in.b)};
54    ROR : result = {16'b0, ({in.a, in.a} >>> in.b)};
    SHL : result = {16'b0, in.a <<< in.b};
    SHR : result = {16'b0, in.a >>> in.b};
    SUB : result = {16'b0, in.a - in.b};
    ADD : result = {16'b0, in.a + in.b};
58    DIV : begin
        if(in.b != 0) begin
            result[15:0] = in.a / in.b;
            result[31:16] = in.a % in.b;
62        end
        else begin
            result = 32'b0;
        end
    endcase
70 endcase

74 case(control)
    OR : ov = 0;
    AND : ov = 0;
    MULT: ov = 0;
    ROL : ov = 0;
    ROR : ov = 0;
    SHL : ov = 0;
    SHR : ov = 0;
    SUB : {ov, tarith} = {in.a - in.b};
    ADD : {ov, tarith} = {in.a + in.b};
82    DIV : ov = 0;
endcase

86 simsign = (control == MULT) ? result[31] : result[15];
if((stat.sign != simsign) && !stat.overflow) begin
    print_alu_state("Sign Flag FAILURE", result, control, in,
        out, stat, ov);
    failure_count++;
90 end
`ifdef VERBOSE
else
    print_alu_state("Sign Flag SUCCESS", result, control, in,
        out, stat, ov);
94 `endif

if((stat.overflow != ov) && !control[1]) begin
    print_alu_state("Overflow Flag FAILURE", result, control,
        in, out, stat, ov);
    failure_count++;
98 end
`ifdef VERBOSE
else
    print_alu_state("Overflow Flag SUCCESS", result, control,
        in, out, stat, ov);
102 `endif

if((stat.zero && !out) && !stat.overflow) begin
    print_alu_state("Zero Flag FAILURE", result, control, in,
        out, stat, ov);
    failure_count++;
106 end
`ifdef VERBOSE
else
    print_alu_state("Zero Flag SUCCESS", result, control, in,
        out, stat, ov);
110 `endif

if((result != out) && (!stat.overflow)) begin
    print_alu_state("ALU FAILURE", result, control, in, out,
        stat, ov);
    failure_count++;
114 end
`ifdef VERBOSE
else
    print_alu_state("ALU SUCCESS", result, control, in, out,
        stat, ov);
118 `endif

return failure_count;
endfunction

122 class alu_stim;
    rand alu_pkg::control_e control;
    rand word_16 a;
    rand word_16 b;

130 constraint limits{
    a <= 2;
    a >= -2;

134    b <= 2;
    b >= -2;

```

```

138     b != 0;
139 }
140
141 function r();
142     randomize();
143 endfunction
144 endclass
145
146 module alu_tb();
147     import alu_pkg::*;
148
149     alu_pkg::control_e    control;
150     status_t              stat;
151     in_t                  alu_input;
152     integer               alu_output;
153     integer               errors = 0;
154     integer               testiterations = 10000;
155     integer               successes = 0;
156
157     alu_main_alu(
158         .in      (alu_input),
159         .control (control),
160         .stat    (stat),
161         .out     (alu_output)
162     );
163
164     initial begin
165         alu_stim as = new;
166
167         for(int i = 0; i < testiterations; i++) begin
168             as.r();
169             control = as.control;
170             alu_input.a = as.a;
171             alu_input.b = as.b;
172             #1 errors += check_alu_outputs(stat, control, alu_input,
173             alu_output);
174         end
175
176         successes = testiterations-errors;
177         $display("\n");
178         $display("=====Test Statistics=====");
179         $display("Pass - %5d Passes", successes);
180         $display("Pass - %5d Failures", errors);
181         $display("Percentage Pass: %3d",
182             (successes/testiterations)*100);
183         $display("=====");
184     end
185 endmodule

```

../source/Verif/alu_tb.sv

```

import alu_pkg::*;
import types_pkg::*;
//define VERBOSE

class reg_stim;
6
    rand logic [15:0] memory_test_data;
    rand logic      halt;
    rand logic [3:0] address;
7
8
9
10    function r();
11        randomize();
12    endfunction
13
14    function [15:0] get_data();
15        return memory_test_data;
16    endfunction
17
18    function get_halt();
19        return halt;
20    endfunction
21
22    function [3:0] get_address();
23        return address;
24    endfunction
25 endclass
26
27 module register_tb();
28     import alu_pkg::*;
29
30     integer      errors;
31     integer      testiterations = 10000;
32     integer      successes;
33
34     logic [15:0] test_reg[31:0];
35
36     logic rst;
37     logic clk;
38     logic halt_sys;
39
40     logic R0_read;
41     logic [3:0] ra1;
42     logic [3:0] ra2;
43
44     logic write_en;

```

```

46     logic R0_en;
47     logic [3:0] write_address;
48     logic [31:0] write_data;
49
50     logic [15:0] rd1;
51     logic [15:0] rd2;
52
53     logic [15:0] test_data[31:0];
54
55     mem_register dut(.*)
56     reg_stim as = new;
57
58     initial forever clk = #1 !clk;
59
60     initial begin
61         test_reg = '{default:0};
62         rst = '0;
63         clk = '0;
64         halt_sys = '0;
65         R0_read = '0;
66         ra1 = '0;
67         ra2 = '0;
68         write_en = '0;
69         R0_en = '0;
70         write_address = '{default:0};
71         write_data = '0;
72         test_data = '{default:0};
73         $readmemh("source/Verif/register_memory_blank.hex",
74             dut.zregisters);
75
76         #2 rst = 0;
77         #2 rst = 1;
78         #2 rst = 0;
79
80         write_en = 1;
81
82         // load memory with test data
83         for(int i = 0; i < 16; i++) begin
84             as.r();
85             test_data[i] = as.get_data();
86             write_data = as.get_data();
87             write_address = i;
88             #4 ;
89         end
90         write_en = 0;
91         #2 ;
92         for(int i = 0; i < 16; i++) begin
93             if(test_data[i] != dut.registers[i])
94                 $display("Fail Write! Address: %d -- data ex: %h rec:
95                 %h", i, test_data[i], dut.registers[i]);
96             end
97
98         //check stalling mechanism
99         halt_sys = 1;
100         // try to overwrite data with 1s
101         for(int i = 0; i < 16; i++) begin
102             write_data = 16'h1;
103             write_address = i;
104             #4 ;
105         end
106         halt_sys = 0;
107
108         // read back test data
109         for(int i = 0; i < 16; i++) begin
110             #2
111             if(test_data[i] != rd1)
112                 $display("Fail RD1! Address: %d -- data ex: %h rec:
113                 %h", i, test_data[i], rd1);
114             else
115                 $display("Success! RD1! Address: %d -- data ex: %h
116                 rec: %h", i, test_data[i], rd1);
117
118             if(test_data[i] != rd2)
119                 $display("Fail RD2! Address: %d -- data ex: %h rec:
120                 %h", i, test_data[i], rd1);
121             else
122                 $display("Success! RD1! Address: %d -- data ex: %h rec:
123                 %h", i, test_data[i], rd1);
124
125             ra1 = i + 1;
126             ra2 = i + 1;
127         end
128
129         //check r0 write
130         write_address = 10;
131         write_data = 32'h555555;
132         write_en = 1;
133         R0_en = 1;
134         #4
135         if(dut.registers[0] != 16'h55)
136             $display("Fail R0! Address: %d -- data ex: %h rec: %h",
137                 0, 16'h55, dut.registers[0]);
138
139         R0_read = 1;
140         #1 ;
141         if(rd1 != 16'h55)
142             $display("Fail read R0! Address: %d -- data ex: %h rec:
143             %h", 0, 16'h55, rd1);

```

```

#1 R0_read = 0;
#2 ;
138 $finish;
end
endmodule

```

../source/Verif/register_tb.sv

```

// `define VERBOSE //Prints information about test success,
// otherwise only
//failing checks will print information
4 // `define BOUNDED_INPUTS //limits magnitutde of ALU inputs

typedef enum(RESET, IDLE, HAZARD, FULLTEST, HAZ0, HAZ1, HAZ2, HAZ3,
HAZ4, HAZ5, HAZ6, HAZ7, HAZ8, HAZ9, HAZ10, STALL) SimPhase_e;

8 module system_tb();
import alu_pkg::*;
import types_pkg::*;
import tb_utils_pkg::*;
12 import tb_class_def::*;

integer testiteration = 0;
integer failure_count = 0;

16 reg [15:0]register_temp[4:0];

logic clock = 0;
20 logic reset = 0;

uword memcheck;
uword memcheck2;

24 top dut(
.clk(clock),
.rst(reset)
28 );

SimPhase_e SimPhase;
initial #4 forever #1 clock = ~clock;

32 initial begin
//| system wide reset
//|
=====
36 $xzcheckoff;
$vcpluson; //make that dve database
$vcplusmemon;
#1 SimPhase = RESET;
40 reset = 1;
#1 $xzcheckon;
#8 reset = 0;

44 $readmemh("source/Verif/program_memory_blank.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
#1 SimPhase = IDLE;
48 reset = 1;
#1 reset = 0;

#19

52 $readmemh("source/Verif/haz0.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
56 SimPhase = HAZ0;
reset = 1;
#1 reset = 0;

#19

60 $readmemh("source/Verif/haz1.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
64 SimPhase = HAZ1;
reset = 1;
#1 reset = 0;

#19

68 $readmemh("source/Verif/haz2.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
72 SimPhase = HAZ2;
reset = 1;
#1 reset = 0;

#19

76 $readmemh("source/Verif/haz3.hex",
dut.st1.program_memory.memory);

```

```

$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
80 SimPhase = HAZ3;
reset = 1;
#1 reset = 0;

#19

84 $readmemh("source/Verif/haz4.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
88 SimPhase = HAZ4;
reset = 1;
#1 reset = 0;

#19

92 $readmemh("source/Verif/haz5.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
96 SimPhase = HAZ5;
reset = 1;
#1 reset = 0;

#19

100 $readmemh("source/Verif/haz6.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
104 SimPhase = HAZ6;
reset = 1;
#1 reset = 0;

#19

108 $readmemh("source/Verif/haz7.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
112 SimPhase = HAZ7;
reset = 1;
#1 reset = 0;

#19

116 $readmemh("source/Verif/haz8.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
120 SimPhase = HAZ8;
reset = 1;
#1 reset = 0;

#19

124 $readmemh("source/Verif/haz9.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
128 SimPhase = HAZ9;
reset = 1;
#1 reset = 0;

#19

132 $readmemh("source/Verif/haz10.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
136 SimPhase = HAZ10;
reset = 1;
#1 reset = 0;

#19

140 $readmemh("source/Verif/stall.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
144 SimPhase = STALL;
reset = 1;
#1 reset = 0;

#19

148 //| official test program
SimPhase = FULLTEST;
$readmemh("source/Verif/program_memory.hex",
dut.st1.program_memory.memory);
152 $readmemh("source/Verif/register_memory_hex",
dut.st1.register_file.zregisters);
$readmemh("source/Verif/main_memory_hex",
dut.st3.main_memory.shadow_memory);
#1 reset = 0;
#1 reset = 1;

```

```

156      #1 reset = 0;

      #60
      memcheck = {dut.st3.main_memory.memory[0],
      dut.st3.main_memory.memory[1]};
160      memcheck2 = {dut.st3.main_memory.memory[2],
      dut.st3.main_memory.memory[3]};

      if (memcheck != 32'h2bcd) $display("check FAILED! memory[0]
      value = %h expected 2BCD", memcheck);
      else $display("Memory check Passed! memory[0] value = %h
      expected 2bcd", memcheck);

164      if (memcheck2 != 32'h579A) $display("check FAILED!
      memory[2] value = %h expected 579A", memcheck2);
      else $display("Memory check Passed! memory[2] value = %h
      expected 579a", memcheck2);
      $finish;

168    end
endmodule

```

../source/Verif/system_tb.sv

```

//=====
// This package contains class definitions for out test benches.
//=====
3
package tb_class_def;
import alu_pkg::*;

//=====
// ALU test bench class.
//=====
11

//=====
// PC register test bench class.
//=====
15
class reg_program_counter_checker;

19      logic          [15:0]    DUT_output;
      logic          clk;
      logic          rst;

23      rand          logic[15:0] test_address;
      rand          logic      test_halt;
      rand          logic      test_stall;

27

31      // function new (
      //      reg_program_counter pc_DUT(
      //          .clk(clk)
      //          .rst(rst)

35      //          .halt_sys(test_halt) // Control signal from
      //          main control to halt cpu
      //          .stall(test_halt) // Control signal from
      //          hazard unit to stall for one cycle

39      //          .in_address(test_address) // Next PC address

      //          .out_address(DUT_output)
      //      );
43      // endfunction
endclass
endpackage

```

../source/Verif/tb_class_def.sv

```

package tb_utils_pkg;
2  import alu_pkg::*;

      task automatic print_sim_stats(integer failures, integer
      testiterations);
      integer successes = 0;
      successes = testiterations-failures;
      $display("\n");
      $display("=====Test
      Statistics=====");
      $display("Pass - %5d Passes", successes);
      $display("Pass - %5d Failures", failures);
      $display("Percentage Pass: %3d",
      (successes/testiterations)*100);

      $display("=====");
      endtask

14  class alu_checker;
      logic signed [15:0] result;

```

```

18  logic          ov;

      rand alu_pkg::control_e control;
      rand          integer      a;
      rand          integer      b;
22  status_t      stat;

      `ifdef BOUNDED_INPUTS
      constraint limits{
          a <= 2;
          a >= -2;

          b <= 2;
          b >= -2;
      }
      `endif

34  function automatic in_t get_random_alu_input();
      // randomize();
      in_t out;

38      out.a = this.a;
      out.b = this.b;

      return out;
      endfunction

42      // task print_alu_state(string ident);
      //      $display("%s -- time %4d - op: %s", ident, $time(),
      control.name);
      //      $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b,
      z:%b", stat.sign, stat.overflow, stat.zero, result[16], ov,
      !(result));
      //      $display("%11d - %b", in.a,in.a);
      //      $display("%11d - %b", in.b,in.b);
      //      $display("=====");
      //      $display("%11d - %b <-- result", out, out);
      //      $display("%11d - %b <-- expected \n", result,
      result);
      // endtask

54      // function check_alu_outputs;
      //      integer failure_count = 0;

      //      case(control)
      //          ADD: result = a + b;
      //          SUB: result = a - b;
      //          OR : result = a | b;
      //          AND: result = a & b;
      //      endcase

      //      ov = (result[17]^result[15]); //If [33:31] of
      //      32bit+32bit additions don't match there has been an overflow

66      //      if((stat.sign != result[17]) && !stat.overflow) begin
      //          print_alu_state("Sign Flag FAILURE");
      //          failure_count++;
      //      end
      //      `ifdef VERBOSE
      //      else
      //          print_alu_state("Sign Flag SUCCESS");
      //      `endif

74      //      if((stat.overflow != ov) && !control[1]) begin
      //          print_alu_state("Overflow Flag FAILURE");
      //          failure_count++;
      //      end
      //      `ifdef VERBOSE
      //      else
      //          print_alu_state("Overflow Flag SUCCESS");
      //      `endif

82      //      if((stat.zero && |out)&& !stat.overflow) begin
      //          print_alu_state("Zero Flag FAILURE");
      //          failure_count++;
      //      end
      //      `ifdef VERBOSE
      //      else
      //          print_alu_state("Zero Flag SUCCESS");
      //      `endif

90      //      // if((result != out)&& (!stat.overflow)) begin
      //      //          print_alu_state("ALU FAILURE");
      //      //          failure_count++;
      //      //      end
      //      `ifdef VERBOSE
      //      else
      //          print_alu_state("ALU SUCCESS");
      //      `endif
      //      return failure_count;
      // endfunction

102  endclass
endpackage

```

../source/Verif/tb_utils_pkg.sv

VII. BUILD SCRIPTS AND UTILITIES

```

#!/bin/bash
# $runsims [top level design file][top module name]
#
# Three step VCS flow as described in Synopsys user guide. Uses
# implicit configuration
# which allows unknown modules to be automatically resolved. See
# individual command
# comments for details. An important caveat of implicit
# configuration is packages and
# interfaces are not resolved by this algorithm.
#
# coverage analysis is enabled. Results can be viewed by running:
# dve -cov -dir simv.vdb/
# Command to run DVE: dve -vpd vcdplus.vpd
#
#
export VCS_LIC_EXPIRE_WARNING=1 #removes license warning
mkdir logs lib #VCS will not create it's output directories if they
don't exist
echo
echo
echo
+++++
20 echo RUNNING Vlogan
echo
+++++
echo
# Explanation of Command Line Flags:
#
# -sverilog : Because everyone knows it's the best verilog
# -nc : suppress Synopsys copyright message at beginning
# of log
# +lint=all : display all lint checks for code quality (noVCDE
# suppress messages about compiler directives)
# +warn=all : always pay attention to warnings, they're there
# for a reason.
# -l <path> : vlogan will direct it's output messages to this
# file
# +libext+.sv+.v : part of VCS implicit configuration. The top
# level file is the only
# module required to be imported (packages and interfaces
# wont be resolved)
# VCS will then search the -y directory for missing
# modules in file names
# that have the module name with one of the libext
# extensions
# -y <> : library directories VCS will search when looking
# for unresolved modules
# $PWD/source/$1 : top level file for compilation
36 vlogan -f vlogan_args.list
if [ $? -ne 0 ]; then
echo "Vlogan analysis failed"
exit 1;
fi
echo
echo
echo
+++++
44 echo RUNNING VCS
echo
+++++
echo
#
# Explanation of Command Line Flags:
#
# -cm fsm+line+tgl+branch : Enables coverage metrics which tells
# what parts of the code have been exercised
# : FSM - Which states of finite state
# machines have been used
# : line - which lines of code have been
# used by test run
# : tgl - records which signals have been
# toggled in test run
# : branch - which parts of if branches
# have been taken (superfluous with line?)
# -PP : enables post process debug utilities
# -notice : REALLY verbose messages
# vcs -file VCS_args.list $1
60 if [ $? -ne 0 ]; then
echo "VCS elaboration failed"
exit 1;
fi
echo
echo
echo
68 echo
+++++
echo RUNNING Simulation
echo
+++++
echo

```

```

72 #
# Explanation of Command Line Flags:
#
# cg_coverage_control=1 coverage data collection for all the
# coverage groups (not yet in code)
76 simv -l $PWD/logs/simv.log -cm fsm+line+tgl+branch
-cg_coverage_control=1

```

../runsims.sh

```

-sverilog
2 -nc
+tv2k
6 +lint=all,noVCDE
+warn=all
10 -l $PWD/logs/vlogan.log
+libext+.sv+.v
14 //search directories
-y $PWD/source/Design
-y $PWD/source/Verif
18 //packages that must be explicitly compiled(VCS implicit config
isnt smart enough yet)
//=====
//Design packages
$PWD/source/Design/alu_pkg.sv
22 $PWD/source/Design/types_pkg.sv
//Verif packages
$PWD/source/Verif/tb_utils_pkg.sv
26 $PWD/source/Verif/tb_class_def.sv
//Top level files
$PWD/source/Verif/system_tb.sv
30 $PWD/source/Verif/alu_tb.sv
$PWD/source/Verif/register_tb.sv

```

../vlogan_args.list

```

1 -PP
-debug_all
-cm fsm+line+tgl+branch
5 +vcs+initreg+random
-sverilog
9 -notice
-xzcheck nofalseneg
13 +lint=all
//--race
17 -q
-l $PWD/logs/VCS.log

```

../VCS_args.list