

CPE142: COMPUTER ORGANIZATION

DECEMBER FOURTH 2014

Term Project: Phase Two

Authors:

Ben SMITH 50%

Devin MOORE 50%

Instructor:

Dr. Behnam ARAD



CONTENTS

I	Introduction	3
II	Instruction Set Architecture	3
II-A	Supported Instruction Set Types	3
III	Memory and Register Design	4
III-A	Main Memory	4
III-B	Program Memory	4
III-C	Register File	4
IV	Data Path Organization	5
IV-A	Number of Pipe Stages	5
IV-B	Hazard detection and mitigation	6
IV-C	Stage 1	6
IV-C1	Main Control Unit and Exception Handling	6
IV-C2	Sign Extender	7
IV-C3	ALU Control Unit	7
IV-C4	Branching and Jump Control Unit	7
IV-D	Stage 2	7
IV-E	Stage 3	7
V	Simulation and Verification	7
V-A	Expected Results	7
VI	Design Source Code	12
VI-A	Top Level	12
VI-B	Stage One	13
VI-C	Stage Two	17
VI-D	Stage Three	18
VII	Verification Source Code	19
VIII	Build Scripts and utilities	23

LIST OF FIGURES

1	A Type Instruction Format	3
2	B Type Instruction Format	3
3	C Type Instruction Format	4
4	D Type Instruction Format	4
5	Pipeline Organization Stage One	9
6	Pipeline Organization	11

LIST OF TABLES

II	Main Memory Module Ports	4
III	Program Memory Module Ports	4
I	Full Set of Supported Instructions	5
IV	Register File Control Signals	5
V	Hazard Detection Unit Inputs	6

VI	Hazard Detection Unit Control Logic	6
X	Sign Extention Logic Table	7
VII	Control Logic Truth Table	8
VIII	ALU Control Logic Truth Table	8
IX	Jump Control Logic	8
XI	Register File Contents	9
XII	Main Memory Contents	10
XIII	Final Register File Contents	10
XIV	Final Main Memory Contents	10

CSc/CPE 142 Fall 2014
Term Project Status Report

Complete this form by typing the requested information and include the completed form in your report after TOC. Gray cells will be filled by the instructor.

<i>Name</i>	<i>% Contribution</i>	<i>Grade</i>
<i>Ben Smith</i>	<i>50%</i>	
<i>Devin Moore</i>	<i>50%</i>	

Please do not write in the first table

<i>Project Report/Presentation 20%</i>	<i>/200</i>	
<i>Functionality of the individual components 40%</i>	<i>/400</i>	
<i>Functionality of the overall design 25%</i>	<i>/250</i>	
<i>Design Approach 5%</i>	<i>/50</i>	
Total points	/900	

A: List all the instructions that were implemented correctly and verified by the assembly program on your system:

Instructions	State any issue regarding the instruction.
Signed addition	None
Signed subtraction	None
bitwise and	None
bitwise or	None
signed multiplication	None
signed division	None
Logical shift left	None
Logical shift right	None
rotate left	None
rotate right	None
load	None
store	None
branch on less than	None

Instructions	State any issue regarding the instruction.
branch on greater than	None
branch on equal	None
jump	None
Halt	None

B: Fill out the next table:

Individual Components	Does your system have this component	Does it work ?	List problems with the component, if any.
ALU	yes	yes	None
ALU control unit	yes	yes	None
Memory Unit	yes	yes	None
Register File	yes	yes	None
PC	yes	yes	None
IR	yes	yes	None
Other registers	yes	yes	None
Multiplexors	yes	yes	None
exception handler 1. Unknown opcode 2. Arith. Overflow	yes	yes	None, but the CPU does not transfer control to an ISR upon fault, in both cases the system halts.
Control Units 1. main 2. forwarding 3. lw hazard detection	yes	yes	None

How many stages do you have in your pipeline? Three

C: State any issue regarding the overall operation of the datapath? Be Specific.

CPU performs the expected instructions, including the full test program. Validations cases were generated for all instructions at the system level, this gives the team a high degree of confidence in functionality.

I. INTRODUCTION

THIS document details the design process of the CSUS CPE 142 Computer Organization course's term project. We have been asked to design a pipelined datapath which implements an instruction set that is similar to MIPS in architecture. This project exercises a number of design principals from the course material, particularly design considerations for hazard detection and mitigation. This project started with several design specifications, the CPU had to be pipelined, hazards must be dealt with and the supported instruction set was given. Other than the mentioned guidelines the students were asked to make design decisions, the depth of the pipeline, which stage to put various components, and how to mitigate potential hazards.

This document will first introduce the instruction set as specified in the project specification. This will present an opportunity to begin the discussion about the components that will be required to implement the functionality described by the instructions. From this high level view of the architecture we will begin to look at the functionality of the individual components of the system and what functionality they perform. After the individual blocks are described the processes of connecting them together and the dangers that must be mitigated are discussed.

II. INSTRUCTION SET ARCHITECTURE

INSTRUCTION set architecture describes the fundamental elements of a processor's ability to provide a service for software. This is also a sort of *contract* between hardware and software developers. As hardware developers we are saying this is what we promise to provide, our hardware can perform these operations for you. As the instruction set is the focus of the hardware we are designing, it makes sense to begin the design process with a thorough understanding of what hardware is to perform.

A. Supported Instruction Set Types

There are four instruction types in the prescribed instruction set, each of these types will support several different operations. Most instructions will add to the hardware that must be implemented as they ask for more functionality. Our processor will start with the most basic components, program memory, program counter and the hardware that's required to increment the program counter.

Instruction Format A: provides support for several arithmetic operations. All type A instructions carry an all zero opcode, the type of arithmetic operation is always decided by the four bit "func code" field of the instruction. The organization of the instruction allows the func field to be supplied directly to the hardware which will perform the arithmetic without increasing the complexity of the main control logic. A full listing of supported hardware can be found in Table I.

This instruction type introduces a need for the first two components of this processor, the Arithmetic and Logic Unit, or ALU, and a register file for providing input and recording the output of the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit funct code
---------------	-----------------	-----------------	------------------

Fig. 1: A Type Instruction Format

Instruction Format B: provides a way to load and store information from main memory. This greatly expands the capability of the ALU by removing the storage limitation of the register file. The new instructions require the implementation of some sort of addressable memory hardware to access. The two B type instructions, load word and store word, use indirect addressing schemes they will require the use of the ALU to calculate the physical address that is to be read or written to. The offset used in indirect addressing is signed and only 4 bits it necessitates new hardware to handle the sign extension out to the 16 bit width required by the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit offset
---------------	-----------------	-----------------	--------------

Fig. 2: B Type Instruction Format

Instruction Format C: Allows the CPU to change the program counter based on logical outcomes. The instruction supplies an offset and a number to compare to a specific register, R0. The instructions jump when the instruction's operand 1 field is greater, equal, or less than R0 depending on the instruction. This comparison operation requires either the ALU or specialized hardware to provide these comparisons. There must also be additional hardware which will allow the instruction to effect the program counter. The jump range of these

instructions is increased by shifting the 8-bit offset field left on the natural word boundary of memory. This can be done because all instructions are the same width.

4- bit opcode	4-bit operand 1	8-bit offset
---------------	-----------------	--------------

Fig. 3: C Type Instruction Format

Instruction Format D: allows the program counter to be set to almost anywhere in the program memory space. It does this by carrying a relatively large 13-bit effective jump offset. Although the opcode only allows for a 12-bit offset field, the number is shifted to the left because instructions only start at even memory locations.

4- bit opcode	12-bit offset in jump -- unused in halt
---------------	---

Fig. 4: D Type Instruction Format

III. MEMORY AND REGISTER DESIGN

MEMORY is so crucial to the operation of the system it was the first system block to undergo design. The project has a few requirements with regard to memory. These requirements dictate how the memory can be accessed and it's total capacity. The register file will require several custom logic functions to allow the ALU access to a special register for divide and multiplication operations that produce 32 bits of output. The following subsections detail the high level functionality of our processor's memory organization at an abstract level.

A. Main Memory

The system is based on a 16 bit architecture, the memory will make full use of the addressing lines and provide 2^{16} total bytes of memory. The memory is byte addressable but will always return a 16 bit word, the byte at the address port and the following byte.

TABLE II
MAIN MEMORY MODULE PORTS

Signal	Type	Operation
write_enable	logic	write data into memory at the next positive edge clock
write_address	logic[16]	the address data will be written to if write is to take place
write_data	logic[16]	the address data will be written to if write is to take place
data_out	logic[16]	the 16 bit word at location write_address will be made available

B. Program Memory

The program memory will be a combinatorial element which will output the instruction at a given address. There will be no synthesizable mechanism for loading this memory, it will be loaded by the system's testbench at simulation time.

TABLE III
PROGRAM MEMORY MODULE PORTS

Signal	Type	Operation
in	logic[16]	address from program counter, memory will return content at the specified location
out	logic[16]	Instruction from address supplied at input port

C. Register File

The register file's basic function is to provide the contents of a register when an address is supplied to it's address port. The register file has two address ports and two data ports. Data will be produced on the output ports as soon as it is ready, not waiting for a clock. The write procedure is sequential and the data will be written on the rising edge of the system clock. The register will also implement two custom functions based around the R0 register. R0 will be accessible through the register ports like all of the other registers, but in addition to this it will respond to R0_en and R0_read.

TABLE I
FULL SET OF SUPPORTED INSTRUCTIONS

Function	syntax	opcode	op1	op2	f. Code	type	Operation
Signed addition	add op1, op2	0000	reg	reg	1111	A	op1 = op1 + op2
Signed subtraction	sub op1, op2	0000	reg	reg	1110	A	op1 = op1 - op2
bitwise and	and op1, op2	0000	reg	reg	1101	A	op1 = op1 & op2
bitwise or	or op1, op2	0000	reg	reg	1100	A	op1 = op1 op2
signed multiplication	mul op1, op2	0000	reg	reg	0001	A	op1 = op1 * op2 op1: Product (lower half) R0: Product (upper half)
signed division	div op1, op2	0000	reg	reg	0010	A	op1: 16-bit quotient R0: 16-bit remainder
Logical shift left	sll op1, op2	0000	reg	immd	1010	A	shift op1 to the left by op2 bits
Logical shift right	slr op1, op2	0000	reg	immd	1011	A	shift op1 to the right by op2 bits with sign extension
rotate left	rol op1, op2	0000	reg	immd	1000	A	rotate left op1 by op2 bits
rotate right	ror op1, op2	0000	reg	immd	1001	A	rotate right op1 by op2 bits
load	lw op1, immd (op2)	1000	reg	reg	N/A	B	op1 = Mem [immd + op2] (sign extend immd)
Store	sw op1, immd (op2)	1011	reg	reg	N/A	B	Mem [immd + op2] = op1 (sign extend immd)
branch on less than	blt op1, op2	0100	reg	immd.	N/A	C	if (op1 < R0) then PC = PC + op2 (sign extend op2 & shift left)
branch on grater than	bgt op1, op2	0101	reg	immd.	N/A	C	if(op1 > R0) then PC=PC+ op2 (sign extend op2 & shift left)
branch on equal	beq op1, op2	0110	reg	immd.	N/A	C	if (op1 = R0) then PC = PC + op2 (sign extend op2 & shift left)
jump	jmp op1	1100	off	—	N/A	D	pc = pc + op1 (S.E. op1 and left shift)
halt	Halt	1111	—	—	N/A	D	halt program execution

TABLE IV
REGISTER FILE CONTROL SIGNALS

Signal	type	Operation
RA1	logic[4]	read address for port 1
RA2	logic[4]	read address for port 2
RD1	logic[16]	the 16 bit word at location write_address will be made available
RD2	logic[16]	the 16 bit word at location write_address will be made available
write_enable	logic	when asserted data from write_data is captured on the falling edge of the clock
write_address	logic[4]	the address data will be written to if write is to take place
write_data	logic[16]	the data to be written at the positive edge of the clock

IV. DATA PATH ORGANIZATION

A. Number of Pipe Stages

The number of pipe stages the the primary design challenge of the first phase. A great deal of the difficulty surrounded assumptions that had to be made in the selection of the number of pipe stages. Pipelined designs are used to split combinational work across stages using flip flops to allow for higher global clock frequencies. We had to choose the number of pipe stages, guessing the longest path in the design. Given our understanding of digital logic we estimate that the ALU's signed divider circuit will require the most time by a wide margin. Because we do not intend to design a pipelined divider this operation is an atomic unit for us.

Because the ALU is assumed to require the longest time there is no logic between the inputs, outputs and the pipe flops ensuring highest possible operating frequency for the system. All of the control logic is implemented in the first stage and is assumed to require less time than the divisor circuit.

B. Hazard detection and mitigation

The hazard detection unit is used to detect and handle any potential hazards that may occur due to pipelining. With the current three stage design, its outputs will be controlling register forwarding and stalling branch instructions for one cycle when a hazard is detected. The most common hazard with this design is a data hazard. This occurs when an instruction is dependent on data from a previous instruction that has not yet been written back to the register file. When this occurs, the hazard detection unit will decide which control signals must be high in order to forward the correct data to where it will be used. These conditions can be found in Table VI

TABLE V
HAZARD DETECTION UNIT INPUTS

Input	Output is high when the following conditions are met
r0_en	This bit comes from the ALU control in the first stage. It is high for a MULTIPLY or DIVIDE instruction
instr[15:12]	This is the OPCODE from the first stage
S2.instr[15:12]	This is the OPCODE from the second stage
S3.instr[15:12]	This is the OPCODE from the third stage
instr[11:8]	This is R1, typically the destination register address for instruction in first stage
instr[7:4]	This is R2, typically the source register address for instruction in first stage
S2.instr[11:8]	This is R1 of the second stage, typically the destination register
S3.instr[11:8]	This is R1 of the third stage, typically the destination register

TABLE VI
HAZARD DETECTION UNIT CONTROL LOGIC

Signal	Output is high when the following conditions are met
haz0	Arithmetic or load followed two instructions later another arithmetic(Or STORE) using same destination register for R1.
haz1	Arithmetic or load directly followed by an arithmetic op with the R1 as the first destination.
haz2	Arithmetic or load directly followed by an arithmetic op with the R2 as the first destination.
haz3	Arithmetic or load followed 2 instructions later by an arithmetic op with the R2 as the first destination
haz4	An Arithmetic operation is followed directly by a branch instruction
haz5	LOAD is followed directly, or second instruction, by a branch instruction using the dest register for compare. Also if an arithmetic op was followed 2 instructions later by a branch instruction using it's dest register
haz6	Multiply or divide is followed directly by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz7	Multiply or divide is followed 2 instructions later by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz8	LOAD is followed directly by a STORE instruction using same reg for dest(load)/src(store)
haz9	LOAD is followed 2 instructions later by a STORE instruction using same reg for dest(load)/src(store)
haz10	Arithmetic instruction followed directly by a STORE instruction using same reg for dest/src
stall	LOAD is followed directly by a branch instruction using the dest register for compare

C. Stage 1

The first stage of this design contains nearly all of the control logic for processor. Since the path through the 16-bit signed divider of stage two is so long, a lot of control logic can be implemented without effecting the maximum frequency of the CPU. Much of this logic will be in parallel. The main control unit, the hazard detection unit, and most of the jump unit are all independent of each other and control separate signals. Most of the logic will be in the hazard detection unit, and will require inputs from all three stages before the outputs can drive anything.

1) Main Control Unit and Exception Handling:

The main control unit is responsible for decoding the opcode of the current instruction and controlling the data path. The truth table for this logic can be found in Table VII. The exception handling logic is omitted from this table due to size and complexity.

Since the control unit is already handling the control signals for the halt operation, it also contains the logic to handle exceptions. There are three types of exceptions that are being handled; divide by zero, overflow, and unknown opcode.

The ALU will be in charge of detecting a divide by zero, or an overflow. If the operation is to be a 16 bit signed division, it will check the divisor for a 0 and assert a div0 signal there is an attempt to divide by zero. If an overflow is detected, it will assert the overflow flag. Both of these signals are sent to the main control unit, where it will halt the system by gating all of the clock inputs to the flops. It will do the same for the halt instruction, or any opcode that is unknown.

2) *Sign Extender*: The sign extender in the first stage must be able to handle 4, 8, and 16 bit inputs from the different types of instructions. The main control unit will provide the control signals to let the sign extender know which bits to extend. The logic can be seen in Table X.

3) *ALU Control Unit*: The ALU control unit directly controls the operations of the ALU. It receives an ALUop bit from the main control unit to signal the use of the instruction's function code. If this bit is low, the ALU control signals will be determined by the function code, if it is high, the operation will be addition for the case of store and load instructions. For branching instructions, these signals don't matter because the main ALU results are not used. It would be more energy efficient to use another bit for those operations to completely shut off the ALU, but there are no energy constraints on our design.

There are 5 output signals from the ALU control unit, four of which are input signals to the main ALU that determine its operations. The fifth output bit, imm_b, is used to bring the immediate value from the instruction into the ALU for the shift and rotate functions. Since there are separate function for rotating left and right, there is no need to treat the immediate as a signed number and it is not sign extended.

4) *Branching and Jump Control Unit*: The jump control unit decides whether to take PC + 2 or PC + offset during a branch or jump instruction. This unit will be part of the critical path for this particular stage. Using the opcode input, it will determine what instruction is being performed and how to drive the jmp output based off the result from

the comparator if necessary. The comparator results will be valid after the register file has been indexed, any hazards have been dealt with, and the register contents have propagated through the comparator. The truth table can be seen in Table IX.

All of the branching and jumping logic is handled within this first stage thanks to the large division path of the second stage. The comparator will output either a 00 for equal, 01 for $R1 < R0$, and a 10 for $R1 \geq R0$. The jump control unit will compare those results to the opcode to determine whether or not a branch will be taken. If the opcode is for JMP, it will assert the jmp control bit no matter what the comparator says.

TABLE X
SIGN EXTENTION LOGIC TABLE

Input		Output
offset_sel[1]	offset_sel[0]	Action
0	0	nothing
0	1	extend 4 bits to 16
1	0	extend 8 bits to 16
1	1	extend 12 bits to 16

D. Stage 2

The entire second stage of this design belongs to the Arithmetic Logic Unit as seen in Figure ???. This ALU supports all of the operations listed in Table VIII. Its function is determined by the ALU_control in the first stage. The 16 bit signed division will be our longest combinatorial path between stages, so there is very little logic between the ALU and the flip-flops.

E. Stage 3

The third stage of this pipelined processor handles memory references and writes back to the register file as seen in stage 3. The main logic of this stage is contained in the main memory unit which is described in section two of this document.

V. SIMULATION AND VERIFICATION

A. Expected Results

We were given a small amount of assembly code to test our processor. We also received the initial values for the register file and main memory.

TABLE VII
CONTROL LOGIC TRUTH TABLE

Instruction	Input				Output						
	instr[15]	instr[15]	instr[15]	instr[15]	ALUop	offset_sel[1:0]	mem2r	memwr	R0_read	reg_wr	se_imm_a
Type A	0	0	0	0	0	00	0	0	0	1	1
Load	1	0	0	0	1	10	1	0	0	1	0
store	1	0	1	1	1	10	0	1	0	0	0
BLT	0	1	0	0	0	10	0	0	1	0	1
BGT	0	1	0	1	0	10	0	0	1	0	1
BE	0	1	1	0	0	10	0	0	1	0	1
JMP	1	1	0	0	0	11	0	0	0	0	1
Halt	1	1	1	1	0	00	0	0	0	0	1

TABLE VIII
ALU CONTROL LOGIC TRUTH TABLE

Input						Output				
Instruction	ALUop	instr[3]	instr[2]	instr[1]	instr[0]	alu_ctrl[3]	alu_ctrl[2]	alu_ctrl[1]	alu_ctrl[0]	imm_b
SW/LW	1	X	X	X	X	0	0	0	0	0
Add	0	1	1	1	1	0	0	0	0	0
sub	0	1	1	1	0	0	0	0	1	0
AND	0	1	1	0	1	0	0	1	0	0
OR	0	1	1	0	0	0	0	1	1	0
MULT	0	0	0	0	1	0	1	0	0	0
DIV	0	0	0	1	0	0	1	0	1	0
SHL	0	1	0	1	0	0	1	1	0	1
SHR	0	1	0	1	1	0	1	1	1	1
ROL	0	1	0	0	0	1	0	0	0	1
ROR	0	1	0	0	1	1	0	0	1	1

TABLE IX
JUMP CONTROL LOGIC

Instruction	Input						Output
	instr[15]	instr[14]	instr[13]	instr[12]	cmp_result[1]	cmp_result[0]	jmp
BLT	0	1	0	0	0	0	0
BLT	0	1	0	0	0	1	1
BLT	0	1	0	0	1	0	0
BLT	0	1	0	0	1	1	0
BGT	0	1	0	1	0	0	1
BGT	0	1	0	1	0	1	0
BGT	0	1	0	1	1	0	0
BGT	0	1	0	1	1	1	0
BE	0	1	1	0	0	0	0
BE	0	1	1	0	0	1	0
BE	0	1	1	0	1	0	1
BE	0	1	1	0	1	1	0
JMP	1	1	0	0	0	0	1
JMP	1	1	0	0	0	1	1
JMP	1	1	0	0	1	0	1
JMP	1	1	0	0	1	1	1




Fig. 5: Pipeline Organization Stage One

```

1 ADD R1, R2
2 SUB R1, R2
3 OR R3, R4
4 AND R3, R2
5 MUL R5, R6
6 DIV R1, R5
7 SUB R0, R0
8 SLL R4, 3
9 SLR R4, 2
10 ROR R6, 3
11 ROL R6, 2
12 BEQ R7, 4
13 ADD R11, R1
14 BLT R7, 5
15 ADD R11, R2
16 BGT R7, 2
17 ADD R1, R1
18 ADD R1, R1
19 LW R8, 0(R9)
20 ADD R8, R8
21 SW R8, 2(R9)
22 LW R10, 2(R9)
23 ADD R12, R12
24 SUB R13, R13
25 ADD R12, R13
    EFFF

```

../Paper/listings/program.asm

From the assembly code, we were able to trans-
late it to binary program data to be loaded into

TABLE XI
REGISTER FILE CONTENTS

Register	Expected
R1	0F00
R2	0050
R3	FF0F
R4	F0FF
R5	0040
R6	0024
R7	00FF
R8	AAAA
R9	0000
R10	0000
R11	0000
R12	FFFF
R13	0002

TABLE XII
MAIN MEMORY CONTENTS

Address	Contents
00	2BCD
All Others	0000

program memory. We used the following file to load the program memory.

01	2F
01	2E
03	4C
03	2D
05	61
01	52
00	0E
04	3A
04	2B
06	06
39	06
28	67
04	0B
1F	47
05	0B
2F	57
02	01
1F	01
01	1F
88	90
08	8F
8F	B8
92	8A
8A	92
0C	CF
0D	DE
DE	0C
DF	EF
EF	FF

../source/Verif/program_memory.hex

After determining what the given program code would do by hand, we had a good idea of what to look for. We were able to verify the end contents of the memory module and register file as seen in Table XIII.

The assignment prompt said to display every important signal at the falling edge of the clock for the entire program. The test bench will output these values during simulation. This is far too much data to print on paper.

The give assembly program program will branch on the 16th instruction BGT which will skip 2

TABLE XIII
FINAL REGISTER FILE CONTENTS


Register	Expected	Simulated
R1	0001	0001
R2	0050	0050
R3	0050	0050
R4	21FE	21FE
R5	0900	0900
R6	0012	0012
R7	00FF	00FF
R8	597A	597A
R9	0000	0000
R10	597A	597A
R11	0051	0051
R12	FFFE	FFFE
R13	0002	0002

TABLE XIV
FINAL MAIN MEMORY CONTENTS

Address	Expected	Results
00	2BCD	
02	597A	
All Others	0000	

instructions. The program should halt on the 24th instruction because it is an unknown opcode which means the last two instructions will not finish. With this information we determined only 21 full instructions will run from start to finish. With 3 stages that should take 23 cycles. Our test bench system_tb shows the halt to occur on the 23rd cycle.

The main testbench in system_tb.sv contains many singular tests up until 282ps. This is where the main assembly program starts running.



VI. DESIGN SOURCE CODE

A. Top Level

```

4 module top (
    input wire clk,
    input wire rst
);

import types_pkg::*;
import alu_pkg::*;

//| Stage One
memc_t memc;

12 reg s1_R0_en;

types_pkg::memc_t s1_memc;
reg s1_reg_wr;
16 reg halt_sys;
reg stall;
in_t s1_alu_inputs;
20 uword s1_R1_data;
uword s1_instruction;
uword s2_instruction;
control_e s1_alu_control;

24 //| Stage Two
memc_t s2_memc;
wire s2_reg_wr;
status_t stat;

28 //| stage 3
wire s3_reg_wr;
memc_t s3_memc;
32 uword s3_R1_data;
uword s3_instruction;
wire [31:0] s3_data;
reg s3_R0_en;
36 reg s1_haz2;
reg s1_haz1;
reg s1_haz8;
wire [31:0] s2_alu_result;
40 uword s2_R1_data;
integer s3_alu;

44 stage_one st1(
    .clk(clk),
    .rst(rst),
    .s3_data(s3_data),
    .s3_instruction(s3_instruction),
    .s2_R0_en(s1_R0_en),
    .s3_R0_en(s3_R0_en),
    .s2_alu(s2_alu_result),
    .memc(memc),
    .div0(stat.div0),
    .overflow(stat.overflow),
    .s3_reg_wr(s3_reg_wr),
    .s3_mem2r(s3_memc.mem2r),

    //outputs
    .out_memc(s1_memc),
    .out_R1_data(s1_R1_data),
    .out_reg_wr(s2_reg_wr),
    .halt_sys(halt_sys),
    .stall(stall),
    .out_alu(s1_alu_inputs),

    .out_haz1(s1_haz1),
    .out_haz2(s1_haz2),
    .out_haz8(s1_haz8),
    .out_R0_en(s1_R0_en),
    .out_alu_ctrl(s1_alu_control),
    .out_instr(s1_instruction)
);

72 stage_two st2(
    .rst(rst),
    .clk(clk),

    .halt_sys(halt_sys),
    .stall(stall),

    .in_alu(s1_alu_inputs),
    .in_R1_data(s1_R1_data),
    .in_R0_en(s1_R0_en),
    .in_instr(s1_instruction),
    .in_memc(s1_memc),
    .in_reg_wr(s2_reg_wr),
    .haz1(s1_haz1),
    .haz2(s1_haz2),
    .haz8(s1_haz8),
    .s3_data(s3_data),
    .alu_control(s1_alu_control),

    .out_reg_wr(s3_reg_wr),

```

```

96 .out_memc(s2_memc),
.out_alu_result(s2_alu_result), // for reg forwarding
.out_alu(s3_alu),
.out_alu_stat(stat),
.out_R1_data(s2_R1_data),
.out_R0_en(s3_R0_en),
.out_instr(s2_instruction)
);

stage_three st3(
104 .clk(clk),
.rst(rst),
.memc(s2_memc),
.instruction(s2_instruction),
108 .r1_data(s2_R1_data),

.halt_sys(halt_sys),
.alu(s3_alu),
.out_memc(s3_memc),
.r0_en(s3_R0_en),

112 .instruction_out(s3_instruction),
.out_r0_en(),
.r1_data_out(s3_R1_data),
.data(s3_data)
);
120 endmodule

```

../source/Design/top.sv

```

package types_pkg;
import alu_pkg::*;

4 typedef logic [15:0] uword;

typedef enum logic[1:0]{
    GREATER = 2'b00,
    LESS = 2'b01,
    EQUAL = 2'b10,
    UNKNOWN = 2'b11
} result_t;

12 typedef enum logic[3:0]{
    ARITHM = 4'b0000,
    LW = 4'b1000,
    SW = 4'b1011,
    BLT = 4'b0100,
    BGT = 4'b0101,
    BE = 4'b0110,
    JMP = 4'b1100,
    HALT = 4'b1111
} opcode_t;

24 typedef enum logic[1:0]{
    NONE = 2'b00,
    FOURBIT = 2'b01,
    EIGHTBIT = 2'b10,
    TWELVEBIT = 2'b11
} sel_t;

28 // Status flags for ALU
// sign asserted when positive
typedef struct{
    logic memwr;
    logic mem2r;
36 } memc_t;

endpackage

```

../source/Design/types_pkg.sv

```

package alu_pkg;

2 typedef logic signed [15:0] word_16;

typedef enum logic[3:0]{
    MULT= 4'h1,
    DIV = 4'h2,
    ROL = 4'h8,
    ROR = 4'h9,
    SHL = 4'hA,
    SHR = 4'hB,
    OR = 4'hC,
    AND = 4'hD,
    SUB = 4'hE,
    ADD = 4'hF
} control_e;

18 // Status flags for ALU
// sign asserted when positive
typedef struct{
    logic sign;
    logic overflow;
    logic zero;
22 }

```

```

        logic    div0;
    } status_t;

    // Status flags for ALU
    // sign asserted when positive
    typedef struct{
        word_16 a;
        word_16 b;
    } in_t;
endpackage

```

../source/Design/alu_pkg.sv

B. Stage One

```

module stage_one(
    input wire      clk,
    input wire      rst,

    input wire [15:0] s3_instruction,

    input wire      s2_R0_en,
    input wire      s3_R0_en,

    input wire [31:0] s2_alu,
    input wire [31:0] s3_data,
    input wire      div0,
    input wire      overflow,

    input wire      s3_reg_wr,
    input wire      s3_mem2r,

    //floppe outputs
    output reg      stall,
    output reg      halt_sys,
    output types_pkg::memc_t out_memc,
    output reg      out_reg_wr,
    output alu_pkg::in_t out_alu,
    output reg      out_haz1,
    output reg      out_haz2,
    output reg      out_haz8,
    output reg      out_R0_en,
    output alu_pkg::control_e out_alu_ctrl,
    output types_pkg::uword out_instr,
    output types_pkg::uword out_R1_data,

    output types_pkg::memc_t memc
);

import types_pkg::*;
import alu_pkg::*;

// Local logic instantiations
//
=====
uword PC_address;

logic [15:0] instruction;

opcode_t      opcode;
control_e      func_code;

sel_t
wire [15:0] offset_sel;
wire [15:0] offset_se;
wire [15:0] offset_shifted;

wire [15:0] cmp_a;
wire [15:0] cmp_b;
result_t cmp_result;

wire [15:0] PC_no_jump;
wire [15:0] PC_jump;
wire [15:0] PC_next;

uword      R1_data;
uword      R1_data_muxed;
wire [15:0] r2_data;

wire [10:0] haz;
wire      R0_en;

reg      R0_read;
memc_t      s3_memc;
reg      ALUop;
reg      reg_wr;
reg      se_imm_a;
control_e alucontrol;
reg      immb;
reg      jmp;
in_t      alu_muxed;

assign opcode = opcode_t'(instruction[15:12]);

```

```

assign func_code = control_e'(instruction[3:0]);

// Stage 1 Flip-Flop
//
=====
always_ff@ (posedge clk or posedge rst) begin: stage_A_flop
    if (rst) begin
        out_memc      <= memc_t'(2'd0);
        out_reg_wr     <= 1'd0;
        out_alu.a      <= 16'd0;
        out_alu.b      <= 16'd0;
        out_R1_data    <= 16'd0;
        out_haz1       <= 1'b0;
        out_haz2       <= 1'b0;
        out_haz8       <= 1'b0;
        out_R0_en      <= 1'd0;
        out_alu_ctrl    <= ADD;
        out_instr      <= 8'd0; // Top 8 bits of
                                // instruction // If rst is asserted, we want to clear the flops
    end
    else begin
        if (halt_sys || stall) begin
            // Stay the same value. System is halted.
        end
        else
            // Flop the input
            out_memc      <= memc;
            out_reg_wr     <= reg_wr;
            out_alu       <= alu_muxed;
            out_R1_data    <= R1_data_muxed;
            out_haz1       <= haz[1];
            out_haz2       <= haz[2];
            out_haz8       <= haz[8];
            out_R0_en      <= R0_en;
            out_alu_ctrl    <= alucontrol;
            out_instr      <= instruction;
    end
end

// PC adder instantiation
//
=====
adder pc_adder(
    .pc(PC_address),
    .offset(16'd2),
    .sum(PC_no_jump)
);

// Jump adder instantiation
//
=====
adder jump_adder(
    .pc(PC_no_jump),
    .offset(offset_shifted),
    .sum(PC_jump)
);

// Memory Instantiations
//
=====
mem_program program_memory(
    .address(PC_address),
    .data_out(instruction)
);

reg_program_counter pc_reg(
    .clk(clk),
    .rst(rst),

    .halt_sys(halt_sys), // Control signal from main control
    to halt cpu
    .stall(stall), // Control signal from hazard unit
    to stall for one cycle

    .in_address(PC_next), // Next PC address
    .out_address(PC_address) // Current PC address
);

mem_register register_file (
    .rst(rst),
    .clk(clk),
    .halt_sys(halt_sys),

    .R0_read(R0_read),
    .ra1(instruction[11:8]),
    .ra2(instruction[7:4]),

    .write_en(s3_reg_wr || s3_mem2r),
    .R0_en(s3_R0_en),
    .write_address(s3_instruction[11:8]), // r1 address
    .write_data(s3_data),

    .rd1(R1_data),
    .rd2(r2_data)
);

// Main Control Unit

```



```

170 //|
171 =====
172 control_main Control_unit (
173     .opcode(opcode),
174     .func(func_code),
175     .div0(div0),
176     .overflow(overflow),
177
178     .ALUop(ALUop),
179     .offset_sel(offset_sel),
180
181     .mem2r(memc.mem2r),
182     .memwr(memc.memwr),
183     .halt_sys(halt_sys),
184     .reg_wr(reg_wr),
185     .R0_read(R0_read),
186     .se_imm_a(se_imm_a)
187 );
188
189 control_alu alu_control(
190     .func(func_code),
191     .ALUop(ALUop),
192
193     .alu_ctrl(alucontrol),
194     .immb(immb),
195     .R0_en(R0_en)
196 );
197
198 control_jump jump_unit(
199     .cmp_result(cmp_result),
200     .opcode(opcode),
201
202     .jmp(jmp)
203 );
204
205 //| Hazard Detection Unit
206 //|
207 =====
208 control_hazard_unit HDU(
209     .s2_R0_en(s2_R0_en),
210     .s3_R0_en(s3_R0_en),
211     .opcode(opcode),
212     .s2_opcode(opcode_t'(out_instr[15:12])), // s2 and s3
213     .instructions_hold
214     .s3_opcode(opcode_t'(s3_instruction[15:12])), // top 8 bits
215     .of_that_instr
216
217     .r1(instruction[11:8]),
218     .r2(instruction[7:4]),
219     .s2_r1(out_instr[11:8]),
220     .s3_r1(s3_instruction[11:8]),
221
222     .haz(haz),
223     .stall(stall)
224 );
225
226 //| Sign Extending unitw
227 //|
228 =====
229 sign_extender sign_extend(
230     .offset_sel(offset_sel),
231     .input_value(instruction[11:0]), // 11:0 to handle all 3
232     .different_sized_offsets.
233     .se_value(offset_se)
234 );
235
236 //| Shift Left Unit
237 //|
238 =====
239 shift_one shift1(
240     .in(offset_se),
241     .out(offset_shifted)
242 );
243
244 //| Comparator
245 //|
246 =====
247 comparator cmp(
248     .in1(cmp_a),
249     .in2(cmp_b),
250
251     .cmp_result(cmp_result)
252 );
253
254 //| Mux
255 //|
256 =====
257 mux #(
258     .SIZE(16),
259     .IS3WAY(0)
260 )Mux0(
261     .sel(jmp),
262     .in1(PC_no_jump),
263     .in2(PC_jump),
264     .in3(16'b0),
265
266     .out(PC_next)
267 );
268
269 //| Mux before comparator with R1
270 //|
271 =====
272 mux #(
273     .SIZE(16),
274     .IS3WAY(1)
275 )mux1(
276     .sel({haz[4], haz[5]}),
277
278     .in1(R1_data),
279     .in2(s2_alu[15:0]),
280     .in3(s3_data[15:0]),
281
282     .out(cmp_a)
283 );
284
285 //| Mux before comparator with R2
286 //|
287 =====
288 mux #(
289     .SIZE(16),
290     .IS3WAY(1)
291 )mux2(
292     .sel({haz[6], haz[7]}),
293
294     .in1(r2_data),
295     .in2(s2_alu[31:16]),
296     .in3(s3_data[31:16]),
297
298     .out(cmp_b)
299 );
300
301 //| Mux for R1_data
302 //|
303 =====
304 mux #(
305     .SIZE(16),
306     .IS3WAY(1)
307 )mux3(
308     .sel({haz[10], haz[9]}), // mem2r
309
310     .in1(R1_data),
311     .in2(s2_alu[15:0]),
312     .in3(s3_data[15:0]),
313
314     .out(R1_data_muxed)
315 );
316
317 //| Mux for ALU_a
318 //|
319 =====
320 mux #(
321     .SIZE(16),
322     .IS3WAY(1)
323 )mux4(
324     .sel({haz[0], se_imm_a}),
325     .in1(R1_data),
326     .in2(s3_data[15:0]),
327     .in3(offset_se),
328
329     .out(alu_muxed.a)
330 );
331
332 //| Mux for ALU_B
333 //|
334 =====
335 mux #(
336     .SIZE(16),
337     .IS3WAY(1)
338 )mux5(
339     .sel({immb, haz[3]}),
340     .in1(r2_data),
341     .in2({12'd0, instruction[7:4]}),
342     .in3(s3_data[15:0]),
343
344     .out(alu_muxed.b)
345 );
346
347 endmodule

```

../source/Design/stage_one.sv

```

1 module adder(
2     input logic [15:0] pc,
3     input logic [15:0] offset,
4
5     output logic [15:0] sum
6 );
7
8 logic overflow; // If there is an overflow, that is bad!
9
10 assign {overflow, sum} = pc + offset;

```

```
endmodule
```

../source/Design/adder.v

```

1 module control_hazard_unit(
    input wire          s2_R0_en,
    input wire          s3_R0_en,
    input types_pkg::opcode_t opcode,
    input types_pkg::opcode_t s2_opcode,
    input types_pkg::opcode_t s3_opcode,
    input wire [3:0]    r1,
    input wire [3:0]    r2,
    input wire [3:0]    s2_r1,
    input wire [3:0]    s3_r1,
    output logic [10:0] haz,
    output logic      stall
);
17
import alu_pkg::*;
import types_pkg::*;

21 logic stall_logic;

25 logic haz0, haz1, haz2, haz3, haz4, haz5, haz6, haz7, haz8,
    haz9, haz10;

// Arithmetic or load followed two instructions later
// another arithmetic(Or STORE) using same destination
29 // register for R1.
assign haz0 = ((opcode == ARITHM)
    &&((s3_opcode == ARITHM)
    &&((r1 == s3_r1)));
33 assign haz[0] = (haz0) ? 1'b1 : 1'b0 ;

// Arithmetic or load directly followed by an arithmetic
// op with the R1 as the first destination.
37 assign haz1 = ((opcode == ARITHM)
    &&((s2_opcode == ARITHM)|| (s2_opcode == LW))
    &&((r1 == s2_r1)));
41 assign haz[1] = (haz1) ? 1'b1 : 1'b0;

// Arithmetic or load directly followed by an arithmetic
// op with the R2 as the first destination.
45 assign haz2 = ((opcode == ARITHM)
    &&((s2_opcode == ARITHM)|| (s2_opcode == LW))
    &&((r2 == s2_r1)));
49 assign haz[2] = (haz2) ? 1'b1 : 1'b0;

// Arithmetic or load followed 2 instructions later by an
// arithmetic op with the R2 as the first destination
53 assign haz3 = ((opcode == ARITHM)
    &&((s3_opcode == ARITHM)|| (s3_opcode == LW))
    &&((r2 == s3_r1)));
57 assign haz[3] = (haz3) ? 1'b1 : 1'b0;

// An Arithmetic operation is followed directly by a
// branch instruction
59 assign haz4 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
    &&((s2_opcode == ARITHM)
    &&((r1 == s2_r1)));
61 assign haz[4] = (haz4) ? 1'b1 : 1'b0;

// LOAD is followed directly, or second instruction, by a
// branch instruction using the dest register for compare.
65 // Also if an arithmetic op was followed 2 instructions
// later by a branch instruction using its dest register
assign haz5 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
    &&((s3_opcode == LW)|| (s2_opcode == LW)|| (s3_opcode ==
    ARITHM))
    &&((r1 == s2_r1)|| (r1 == s3_r1)&&!(s2_opcode == LW)));
69 assign haz[5] = (haz5 && !haz4) ? 1'b1 : 1'b0;

// Multiply or divide is followed directly by a branch
// instruction(What registers they specify does not matter.
// This is for R0 which is implicitly used by all 3 types)
73 assign haz6 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
    &&((s2_R0_en)); // Only if MULT or DIV
77 assign haz[6] = (haz6) ? 1'b1 : 1'b0;

// Multiply or divide is followed 2 instructions later by
// a branch instruction(What registers they specify does
// not matter. This is for R0 which is implicitly used by
// all 3 types)
81 assign haz7 = ((opcode == BE)|| (opcode == BLT)|| (opcode == BGT))
    &&((s3_R0_en)); // Only if MULT or DIV
85 assign haz[7] = (haz7) ? 1'b1 : 1'b0;

// =====
// These LW/SW things might be checking the wrong registers
// Check here if problems occur
// =====
89

```

```

// LOAD is followed directly by a STORE instruction
// using same reg for dest(load)/src(store)
assign haz8 = ((opcode == SW)
    &&((s2_opcode == LW))
    &&((r1 == s2_r1)|| (r2 == s2_r1)));
93 assign haz[8] = (haz8) ? 1'b1 : 1'b0;

// LOAD is followed 2 instructions later by a STORE
// instruction using same reg for dest(load)/src(store)
101 assign haz9 = ((opcode == SW)
    &&((s3_opcode == LW))
    &&((r1 == s3_r1)|| (r2 == s3_r1)));
105 assign haz[9] = (haz9 && !haz10) ? 1'b1 : 1'b0;
// Arithmetic instruction followed directly by a STORE
// instruction using same reg for dest/src
109 assign haz10 = ((opcode == SW)
    &&((s2_opcode == ARITHM)
    &&((r1 == s2_r1)|| (r2 == s2_r1)));
113 assign haz[10] = (haz10) ? 1'b1 : 1'b0;

// LOAD is followed directly by a branch instruction
// using the dest register for compare
117 assign stall_logic = ((opcode == BE)|| (opcode == BLT)|| (opcode
    == BGT))
    &&((s2_opcode == LW))
    &&((r1 == s2_r1)|| (r2 == s2_r1)));
assign stall = (stall_logic) ? 1'b1 : 1'b0;
endmodule

```

../source/Design/control_hazard_unit.v

```

module control_jump(
    input types_pkg::result_t cmp_result,
    input types_pkg::opcode_t opcode,
    output logic      jmp
);
4
import types_pkg::*;

always_comb begin
    case(opcode)
        BLT:
            if(cmp_result == LESS)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        BGT:
            if(cmp_result == GREATER)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        BE:
            if(cmp_result == EQUAL)
                jmp = 1'b1;
            else
                jmp = 1'b0;
        JMP:
            jmp = 1'b1;
        default:
            jmp = 1'b0;
    endcase
28
end
32
endmodule

```

../source/Design/control_jump.v

```

module control_main(
    input types_pkg::opcode_t opcode,
    input alu_pkg::control_e func,
    input wire      div0,
    input wire      overflow,
    output logic     ALUop,
    output types_pkg::sel_t offset_sel,
    output logic     mem2r,
    output logic     memwr,
    output logic     halt_sys,
    output logic     reg_wr,
    output logic     R0_read,
    output logic     se_imm_a
);
2
import types_pkg::*;
import alu_pkg::*;

always_comb begin
    if (div0 || overflow) begin // Exception
        ALUop = 1'b0;
        offset_sel = NONE;
        mem2r = 1'b0;
    end
22
end

```

```

memwr = 1'b0;
halt_sys = 1'b1;
reg_wr = 1'b0;
R0_read = 1'b0;
se_imm_a = 1'b0;

end
else begin
    case (opcode)
        ARITHM: begin
            ALUop = 1'b0;
            if((func == ROR)|| (func == ROL)|| (func ==
SHL)|| (func == SHR))
                offset_sel = FOURBIT;
            else
                offset_sel = NONE;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b1;
            R0_read = 1'b0;
            se_imm_a = 1'b0; // Not soooo sure bout this one
        end
        LW: begin
            ALUop = 1'b1;
            offset_sel = FOURBIT;
            mem2r = 1'b1;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b1;
            R0_read = 1'b0;
            se_imm_a = 1'b1;
        end
        SW: begin
            ALUop = 1'b1;
            offset_sel = FOURBIT;
            mem2r = 1'b0;
            memwr = 1'b1;
            halt_sys = 1'b0;
            reg_wr = 1'b0;
            R0_read = 1'b0;
            se_imm_a = 1'b1;
        end
        BLT: begin
            ALUop = 1'b1;
            offset_sel = EIGHTBIT;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b0;
            R0_read = 1'b1;
            se_imm_a = 1'b1;
        end
        BGT: begin
            ALUop = 1'b1;
            offset_sel = EIGHTBIT;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b0;
            R0_read = 1'b1;
            se_imm_a = 1'b1;
        end
        BE: begin
            ALUop = 1'b1;
            offset_sel = EIGHTBIT;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b0;
            R0_read = 1'b1;
            se_imm_a = 1'b1;
        end
        JMP: begin
            ALUop = 1'b1;
            offset_sel = TWELVEBIT;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b0;
            reg_wr = 1'b0;
            R0_read = 1'b0;
            se_imm_a = 1'b1;
        end
        HALT: begin
            ALUop = 1'b0;
            offset_sel = NONE;
            mem2r = 1'b0;
            memwr = 1'b0;
            halt_sys = 1'b1;
            reg_wr = 1'b0;
            R0_read = 1'b0;
            se_imm_a = 1'b1;
        end
    end

    default: begin // Exception
        ALUop = 1'b0;
        offset_sel = NONE;
        mem2r = 1'b0;
        memwr = 1'b0;

```

```

halt_sys = 1'b1;
reg_wr = 1'b0;
R0_read = 1'b0;
se_imm_a = 1'b0;

end
endcase
end // if(exception)
end
endmodule

```

../source/Design/control_main.sv

```

module comparator(
    input wire [15:0] in1,
    input wire [15:0] in2,

    output types_pkg::result_t cmp_result

);
    import types_pkg::*;

    assign cmp_result = (in1 > in2) ? GREATER :
                        (in1 < in2) ? LESS :
                        (in1 == in2) ? EQUAL :
                        UNKNOWN;

endmodule

```

../source/Design/comparator.sv

```

module control_alu(
    input alu_pkg::control_e func,
    input wire ALUop,

    output alu_pkg::control_e alu_ctrl,
    output logic immb,
    output logic R0_en

);
    import alu_pkg::*;

    assign immb = ((func == ROR)|| (func == ROL)|| (func ==
SHR)|| (func == SHL));
    assign R0_en = ((func == MULTI)|| (func == DIV));
    assign alu_ctrl = (ALUop) ? ADD : func;

endmodule

```

../source/Design/control_alu.sv

```

module mem_program(
    input wire [15:0] address,
    output logic [15:0] data_out

);

    logic rst = 0;

    logic [7:0] memory[100:0] = '{default:8'b0}; // Memory block.
    16 bit address with 16 bit data

    assign data_out = {memory[address], memory[address+1]}; //
    Always read the data from the address

endmodule

```

../source/Design/mem_program.sv

```

module mem_register(
    input wire rst,
    input wire clk,
    input wire halt_sys,

    input wire R0_read,
    input wire [3:0] ra1,
    input wire [3:0] ra2,

    input wire write_en,
    input wire R0_en,
    input wire [3:0] write_address,
    input wire [31:0] write_data,

    output logic [15:0] rd1,
    output logic [15:0] rd2

);

    reg [15:0] write_data_high;
    reg [15:0] write_data_low;
    reg clockg;

    logic [15:0] registers[31:0]; // Memory block. 4 bit
    address with 16 bit data
    logic [15:0] zregisters[31:0] = '{default:0};

```

```

28 assign {write_data_high, write_data_low} = write_data; //
    Split the input data into two words

//generates clock that will only allow writes when they are
supposed to.
always_comb begin: clock_gating
    clockg = (halt_sys == 1'b1 || write_en == 1'b0) ? 1'b0 : clk;
    //flop clock gated
end

32 //Combinatorial read logic
always_comb begin: memory_read_logic
    rd1 = registers[ra1]; // Always read the data from the
    address
    rd2 = (R0_read) ? registers[0] : registers[ra2]; //
    if R0_read is high then R0 contents are output at r2
end

//sequential write logic.
40 always_ff@(posedge clockg, posedge rst) begin: mem_reg_flop
    if (rst == 1'b1) begin
        registers <= zregisters; // If rst is asserted, we want
        to clear the flops
    end
    else begin // Write data to reg, and write top 16 bits to R0
        if R0_en is high
            if (R0_en) registers[0] <= write_data_high;
            registers[write_address] <= write_data_low; // Flop
            the input
        end
    end
end
48 endmodule

```

../source/Design/mem_register.sv

```

module mux
#(parameter SIZE = 16, parameter IS3WAY = 1) (
3   input wire [IS3WAY:0] sel,

    input wire [(SIZE - 1):0] in1,
    input wire [(SIZE - 1):0] in2,
    input wire [(SIZE - 1):0] in3,

7   output logic [(SIZE - 1):0] out

);

11 always_comb begin
    if (IS3WAY) begin //3 to one mux
        case (sel)
15         2'b00:
            out = in1;
        2'b10:
            out = in2;
19         2'b01:
            out = in3;
        2'b11: begin
            out = 32'bX;
23         end
        endcase
    end
    else begin
27         case (sel) // 2 to one mux
            1'b0:
                out = in1;
            1'b1:
                out = in2;
31         endcase
        end
    end
end
35 endmodule

```

../source/Design/mux.sv

```

1 module reg_program_counter(
    input wire clk,
    input wire rst,

5   input wire halt_sys, // Control signal from main control to
    halt cpu
    input wire stall, // Control signal from hazard unit to
    stall for one cycle

    input wire [15:0] in_address, // Next PC address

9   output logic [15:0] out_address // Current PC address
);

13 always_ff@(posedge clk or posedge rst) begin:
    program_counter_flop
    if (rst) begin
        out_address <= 16'd0;
    end
    else begin
17

```

```

        if (halt_sys || stall)
            out_address <= out_address; // Stay the same value.
        System is halted.
        else
            out_address <= in_address; // Flop the input
    end
end
endmodule

```

../source/Design/reg_program_counter.sv

```

module shift_one(
    input wire [15:0] in,

4   output logic [15:0] out
);

    assign out = {in << 1};

8 endmodule

```

../source/Design/shift_one.sv

```

module sign_extender(
    input types_pkg::sel_t offset_sel,
    input wire [11:0] input_value,

    output logic [15:0] se_value

7   );
import types_pkg::*;

always_comb begin
    case (offset_sel)
11     NONE:
        se_value = {4'h0, input_value};
    FOURBIT:
        if (input_value[3]) // Might not be sign extending
            these correctly
15         se_value = {12'hfff, input_value[3:0]};
        else
            se_value = {12'h000, input_value[3:0]};

    EIGHTBIT:
19         if (input_value[7]) // Might not be sign extending
            these correctly
        se_value = {8'hff, input_value[7:0]};
        else
        se_value = {8'h00, input_value[7:0]};

    TWELVEBIT:
23         if (input_value[11]) // Might not be sign extending
            these correctly
        se_value = {4'hf, input_value[11:0]};
        else
        se_value = {4'h0, input_value[11:0]};
27
    endcase
end
31 endmodule

```

../source/Design/sign_extender.sv

C. Stage Two

```

module stage_two(
    input rst,
    input clk,

4   input reg halt_sys,
    input reg stall,

    input types_pkg::memc_t in_memc,
    input alu_pkg::in_t in_alu,
    input alu_pkg::control_e alu_control,
    input [15:0] in_R1_data,
    input in_R0_en,
    input wire [15:0] in_instr,
    input wire haz1,
    input wire haz2,
    input wire haz8,
    input wire [31:0] s3_data,
    input wire in_reg_wr,
    output reg out_reg_wr,
    output types_pkg::memc_t out_memc,
    output reg [31:0] out_alu,
    output reg [31:0] out_alu_result,
    output reg [15:0] out_R1_data,
    output reg out_R0_en,
    output reg [15:0] out_instr,
    output alu_pkg::status_t out_alu_stat
24

```

```

28 );
import alu_pkg::*;
import types_pkg::*;

32 control_e alucontrol;
integer aluout;
reg [15:0] in_R1_data_muxed;

36 in_t alu_muxed;

assign out_alu_result = aluout;
//| Stage B flip flop
//| =====
40 always_ff@ (posedge clk or posedge rst) begin: stage_B_flip
    if (rst) begin
        out_memc <= memc_t'(2'd0);
        out_alu <= 32'd0;
        out_R1_data <= 16'd0;
        out_R0_en <= 1'd0;
        out_instr <= 8'd0; // Top 8 bits of
        instruction // If rst is asserted, we want to clear the flops
        out_reg_wr <= 1'd0;
    end
    else begin
        if(halt_sys || stall) begin
            // Stay the same value. System is halted.
        end
        else
            // Flop the input
            out_memc <= in_memc;
            out_alu <= aluout;
            out_R1_data <= in_R1_data_muxed;
            out_R0_en <= in_R0_en;
            out_instr <= in_instr;
            out_reg_wr <= in_reg_wr;
        end
    end
end

64 mux #(
    .SIZE(16),
    .IS3WAY(0)
) muxa (
    .sel(haz1),
    .in1(in_alu.a),
    .in2(s3_data[15:0]),
    .in3(16'b0),

    .out(alu_muxed.a)
);

76 mux #(
    .SIZE(16),
    .IS3WAY(0)
) muxb (
    .sel(haz2),
    .in1(in_alu.b),
    .in2(s3_data[15:0]),
    .in3(16'b0),

    .out(alu_muxed.b)
);

88 mux #(
    .SIZE(16),
    .IS3WAY(0)
) muxc (
    .sel(haz8),
    .in1(in_R1_data),
    .in2(s3_data[15:0]),
    .in3(16'b0),

    .out(in_R1_data_muxed)
);

100 //| ALU instantiation
//| =====
104 alu main_alu (
    .in (alu_muxed),
    .control(alu_control),
    .stat (out_alu_stat),
    .out (aluout)
);

108 endmodule

```

../source/Design/stage_two.sv

```

module alu(
2   input alu_pkg::in_t    in,
   input alu_pkg::control_e control,

   output alu_pkg::status_t stat,
   output integer    out
6 );

```

```

import alu_pkg::*;

10 logic carry;
logic signed [17:0] arith;

always_comb begin
14     case(control)
        OR : out = {16'b0,in.a | in.b};
        AND : out = {16'b0,in.a & in.b};
        MULT: out = in.a * in.b;
        ROL : out = {16'b0,({in.a, in.a} << in.b%16)}[31:16];
        ROR : out = {16'b0,({in.a, in.a} >> in.b%16)};
        SHL : out = {16'b0,in.a << in.b};
        SHR : out = {16'b0,in.a >> in.b};
        SUB : begin
            arith = in.a - in.b;
            out = {16'b0, arith[15:0]};
        end
        ADD : begin
            arith = in.a + in.b;
            out = {16'b0, arith[15:0]};
        end
        DIV : begin
            if(in.b != 0) begin
                out[15:0] = in.a / in.b;
                out[31:16] = in.a % in.b;
            end
            else begin
                out = 32'b0;
                assert(0);
            end
        end
    endcase
end

42 always_comb begin:flag_logic
    stat.zero = !(out);
    stat.div0 = ((control == DIV) && (in.b == 32'd0)) ? 1'b1 :
        1'b0;

    stat.overflow = (control == ADD || control == SUB) ?
        arith[17]^arith[16] : 1'b0;

    if(control == MULT) stat.sign = out[31];
    else stat.sign = out[15];
end
endmodule

```

../source/Design/alu.sv

D. Stage Three

```

module stage_three(
    input wire          clk,
    input wire          rst,
    input types_pkg::uword instruction,

    input reg [31:0]    alu,
    input types_pkg::memc_t memc,
    input types_pkg::uword r1_data,
    input wire          r0_en,
    input wire          halt_sys,

    output reg [31:0]    data,
    output types_pkg::uword r1_data_out,
    output types_pkg::memc_t out_memc,
    output reg          out_r0_en,
    output types_pkg::uword instruction_out
16 );
import types_pkg::*;

logic [15:0] data_muxed;
uword mem_data;
opcode_t opcode;

24 assign data = {alu[31:16], data_muxed[15:0]};
assign out_r0_en = r0_en;
assign out_memc = memc;
assign instruction_out = instruction;
assign r1_data_out = r1_data;
assign opcode = opcode_t'(instruction[15:12]);

32 mux #(
    .SIZE(16),
    .IS3WAY(0)
) mux9 (
    .sel(memc.mem2r),
    .in1(alu[15:0]),
    .in2(mem_data),
    .in3(16'b0),

    .out(data_muxed[15:0])
40 );

```

```

44 // Main Memory
45 //
46 =====
47 mem_main main_memory(
48     .rst(rst),
49     .clk(clk),
50     .halt_sys(halt_sys),
51
52     .write_en(memc.memwr),
53     .address(alu[15:0]),
54     .write_data(r1_data),
55
56     .data_out(mem_data)
57 );
58 endmodule

```

../source/Design/stage_three.sv

```

4 // Main memory block
5 // Word addressable (16-bit)
6 //
7 module mem_main(
8     input wire rst,
9     input wire clk,
10    input wire halt_sys,
11
12    input wire write_en,
13    input wire [15:0] address,
14    input wire [15:0] write_data,
15
16    output logic[15:0] data_out
17);
18    logic clockg;
19
20    logic [7:0] memory[65536:0]; // Memory block. 16 bit address
21    // with 16 bit data
22    logic [7:0] shadow_memory[65536:0] = '{default:0};
23
24    always_comb begin: clock_gating
25        clockg = (halt_sys == 1'b1 || write_en == 1'b0) ? 1'b0 : clk;
26        // flop clock gated
27    end
28
29    always_comb begin: memory_read_logic
30        data_out = {memory[address], memory[address + 1]}; //
31        Always read the data from the address
32    end
33
34    always_ff@(posedge clockg, posedge rst) begin:
35        memory_rst_and_write
36            if(rst == 1'b1) memory <= shadow_memory; // If rst is
37            asserted, we want to clear the flops
38            else if (write_en) {memory[address],
39                memory[address + 1]} <= write_data; // Flop the input
40    end
41 endmodule

```

../source/Design/mem_main.sv

VII. VERIFICATION SOURCE CODE

```

4 // ALU test bench
5 //
6 // This module generates random stimulus for ALU both data and
7 // control lines
8 // through testing is ensured by simulation coverage metrics
9 // collected by VCS
10 //
11 import alu_pkg::*;
12 import types_pkg::*;
13 //`define VERBOSE
14 //`define BOUNDED_INPUTS
15 //called by check_alu_outputs to print debug updates
16 task static print_alu_state(string ident, integer result, control_e
17    control, in_t in, integer out, status_t stat, reg ov);
18    // different print formats for different functions
19    case(control)
20        MULT: begin
21            $display("%s -- time %4d - op: %s", ident, $time(),
22                control.name);
23            $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b,
24                z:%b", stat.sign, stat.overflow, stat.zero, result[31], ov,
25                !(result));
26        end
27    endcase
28 endtask

```

```

19    $display("%11d - %b", in.a, in.a);
20    $display("%11d - %b", in.b, in.b);
21    $display("=====");
22    $display("%11d - %b <-- result", out[31:0], out[31:0]);
23    $display("%11d - %b <-- expected \n", result[31:0],
24        result[31:0]);
25    end
26
27    DIV: begin
28        $display("%s -- time %4d - op: %s", ident, $time(),
29            control.name);
30        $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b,
31            z:%b", stat.sign, stat.overflow, stat.zero, result[15], ov,
32            !(result));
33        $display("%11d - %b", in.a, in.a);
34        $display("%11d - %b", in.b, in.b);
35        $display("=====");
36        $display("%11d - %b <-- result", out[15:0], out[15:0]);
37        $display("%11d - %b <-- expected \n", result[15:0],
38            result[15:0]);
39        end
40    end
41
42    default: begin
43        $display("%s -- time %4d - op: %s", ident, $time(),
44            control.name);
45        $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b,
46            z:%b", stat.sign, stat.overflow, stat.zero, result[15], ov,
47            !(result));
48        $display("%11d - %b", in.a, in.a);
49        $display("%11d - %b", in.b, in.b);
50        $display("=====");
51        $display("%11d - %b <-- result", signed'(out[15:0]),
52            out[15:0]);
53        $display("%11d - %b <-- expected \n",
54            signed'(result[15:0]), result[15:0]);
55        end
56    endcase
57 endtask
58
59 // returns number of errors for a given test cycle
60 function automatic check_alu_outputs(
61    status_t stat,
62    control_e control,
63    in_t in,
64    integer out
65);
66
67    reg ov; //expected overflow
68    reg simsign; //expected simulation sign
69    integer result; //ALU result
70    reg signed [15:0] tarith; //dummy logic for overflow detector
71    integer failure_count = 0; //total number of
72    failures across all checks
73
74    //calculate expected result
75    case(control)
76        OR : result = {16'b0, in.a | in.b};
77        AND : result = {16'b0, in.a & in.b};
78        MULT: result = in.a * in.b;
79        ROL : result = {16'b0, {in.a, in.a} <<< in.b};
80        ROR : result = {16'b0, {in.a, in.a} >>> in.b};
81        SHL : result = {16'b0, in.a <<< in.b};
82        SHR : result = {16'b0, in.a >>> in.b};
83        SUB : result = {16'b0, in.a - in.b};
84        ADD : result = {16'b0, in.a + in.b};
85        DIV : begin
86            if(in.b != 0) begin
87                result[15:0] = in.a / in.b;
88                result[31:16] = in.a % in.b;
89            end
90            else begin
91                result = 32'b0;
92            end
93        end
94    endcase
95
96    //expected overflow flag calculation
97    case(control)
98        OR : ov = 0;
99        AND : ov = 0;
100        MULT: ov = 0;
101        ROL : ov = 0;
102        ROR : ov = 0;
103        SHL : ov = 0;
104        SHR : ov = 0;
105        SUB : {ov, tarith} = {in.a - in.b};
106        ADD : {ov, tarith} = {in.a + in.b};
107        DIV : ov = 0;
108    endcase
109
110    //Sign flag test
111    simsign = (control == MULT) ? result[31] : result[15];
112    if((stat.sign != simsign) && !stat.overflow) begin
113        print_alu_state("Sign Flag FAILURE", result, control, in,
114            out, stat, ov);
115        failure_count++;
116    end
117    `ifdef VERBOSE

```

```

else
    print_alu_state("Sign Flag SUCCESS", result, control, in,
out, stat, ov);
`endif

//Overflow flag test
if((stat.overflow != ov) && !control[1]) begin
    print_alu_state("Overflow Flag FAILURE", result, control,
in, out, stat, ov);
    failure_count++;
end
`ifndef VERBOSE
else
    print_alu_state("Overflow Flag SUCCESS", result, control,
in, out, stat, ov);
`endif

//Zero flag test
if((stat.zero && !out) && !stat.overflow) begin
    print_alu_state("Zero Flag FAILURE", result, control, in,
out, stat, ov);
    failure_count++;
end
`ifndef VERBOSE
else
    print_alu_state("Zero Flag SUCCESS", result, control, in,
out, stat, ov);
`endif

//ALU result flag test
if((result != out) && !stat.overflow) begin
    print_alu_state("ALU FAILURE", result, control, in, out,
stat, ov);
    failure_count++;
end
`ifndef VERBOSE
else
    print_alu_state("ALU SUCCESS", result, control, in, out,
stat, ov);
`endif

return failure_count;
endfunction

//Class to utilize system verilog's random generation
capabilityseald b
class alu_stim;
    rand alu_pkg::control_e control;
    rand word_16 a;
    rand word_16 b;

    //simple numbers for human inspection
    `ifndef BOUNDED_INPUTS
    constraint limits{
        a <= 2;
        a >= -2;

        b <= 2;
        b >= -2;
        b != 0;
    }
    `endif

    //randomize wrapper incase more random features needed
    function r();
        randomize();
    endfunction
endclass

//Main module instantiates classes, modules and wiring
module alu_tb();
    import alu_pkg::*;

    //ALU I/O lines
    alu_pkg::control_e control;
    status_t stat;
    in_t alu_input;
    integer alu_output;
    integer errors = 0;
    integer testiterations = 10000;
    integer successes = 0;

    //instantiate ALU module
    alu DUT(
        .in (alu_input),
        .control(control),
        .stat (stat),
        .out (alu_output)
    );

    initial begin
        alu_stim as = new;

        //apply test stimulus and check output
        for(int i = 0; i < testiterations; i++) begin
            //randomize inputs
            as.r();
            //drive DUT

```

```

control = as.control;
alu_input.a = as.a;
alu_input.b = as.b;

//wait and check
#1 errors += check_alu_outputs(stat, control,
alu_input, alu_output);
end

//print completion rate
successes = testiterations - errors;
$display("\n");
$display("=====Test
Statistics=====");
$display("Pass - %5d Passes", successes);
$display("Pass - %5d Failures", errors);
$display("Percentage Pass: %3d",
(successes/testiterations)*100);

$display("=====");
end
endmodule

```

../source/Verif/alu_tb.sv

```

//`define VERBOSE

class reg_stim;
    rand logic [15:0] memory_test_data;
    rand logic halt;
    rand logic [3:0] address;

    function r();
        randomize();
    endfunction

    function [15:0] get_data();
        return memory_test_data;
    endfunction

    function get_halt();
        return halt;
    endfunction

    function [3:0] get_address();
        return address;
    endfunction
endclass

module register_tb();
    import alu_pkg::*;
    import types_pkg::*;

    integer errors;
    integer testiterations = 10000;
    integer successes;

    logic [15:0] test_reg[31:0];

    logic rst;
    logic clk;
    logic halt_sys;

    logic R0_read;
    logic [3:0] ra1;
    logic [3:0] ra2;

    logic write_en;
    logic R0_en;
    logic [3:0] write_address;
    logic [31:0] write_data;

    logic [15:0] rd1;
    logic [15:0] rd2;

    logic [15:0] test_data[31:0];

    mem_register dut(.*)
    reg_stim as = new;

    initial forever clk = #1 !clk;

    initial begin
        test_reg = '{default:0};
        rst = '0;
        clk = '0;
        halt_sys = '0;
        R0_read = '0;
        ra1 = '0;
        ra2 = '0;
        write_en = '0;
        R0_en = '0;
        write_address = '{default:0};
        write_data = '0;
        test_data = '{default:0};
        $readmemh("source/Verif/register_memory_blank.hex",
dut.zregisters);
    end

```

```

72     #2 rst = 0;
73     #2 rst = 1;
74     #2 rst = 0;
75
76     write_en = 1;
77
78     // load memory with test data
79     for(int i = 0; i < 16; i++) begin
80         as.r();
81         test_data[i] = as.get_data();
82         write_data = as.get_data();
83         write_address = i;
84         #4 ;
85     end
86     write_en = 0;
87     #2 ;
88     for(int i = 0; i < 16; i++) begin
89         if(test_data[i] != dut.registers[i])
90             $display("Fail Write! Address: %d -- data ex: %h
91             rec: %h", i, test_data[i], dut.registers[i]);
92         end
93
94         //check stalling mechanism
95         halt_sys = 1;
96         // try to overwrite data with 1s
97         for(int i = 0; i < 16; i++) begin
98             write_data = 16'h1;
99             write_address = i;
100             #4 ;
101         end
102         halt_sys = 0;
103
104         // read back test data
105         for(int i = 0; i < 16; i++) begin
106             #2
107             if(test_data[i] != rd1)
108                 $display("Fail RD1! Address: %d -- data ex: %h rec:
109                 %h", i, test_data[i], rd1);
110             else
111                 $display("Read Success! RD1! Address: %d -- data
112                 ex: %h rec: %h", i, test_data[i], rd1);
113
114             if(test_data[i] != rd2)
115                 $display("Fail RD2! Address: %d -- data ex: %h rec:
116                 %h", i, test_data[i], rd1);
117             else
118                 $display("Read Success! RD1! Address: %d -- data
119                 ex: %h rec: %h", i, test_data[i], rd1);
120
121             ra1 = i + 1;
122             ra2 = i + 1;
123         end
124
125         //check r0 write
126         write_address = 10;
127         write_data = 32'h555555;
128         write_en = 1;
129         R0_en = 1;
130         #4
131         if(dut.registers[0] != 16'h55)
132             $display("Fail R0! Address: %d -- data ex: %h rec: %h",
133             0, 16'h55, dut.registers[0]);
134
135         //check r0 read
136         R0_read = 1;
137         #1 ;
138         if(rd1 != 16'h55)
139             $display("Fail read R0! Address: %d -- data ex: %h rec:
140             %h", 0, 16'h55, rd1);
141         #1 R0_read = 0;
142         #2 ;
143     $finish;
144 end
145 endmodule

```

../source/Verif/register_tb.sv

```

1 // 'define VERBOSE //Prints information about test success,
2 // otherwise only
3 //failing checks will print information
4
5 // 'define BOUNDED_INPUTS //limits magnitutde of ALU inputs
6
7 typedef enum(RESET, IDLE, HAZARD, FULLTEST, HAZ0, HAZ1, HAZ2, HAZ3,
8 HAZ4, HAZ5, HAZ6, HAZ7, HAZ8, HAZ9, HAZ10, STALL) SimPhase_e;
9
10 module system_tb();
11     import alu_pkg::*;
12     import types_pkg::*;
13
14     integer testiteration = 0;
15     integer failure_count = 0;
16
17     reg [15:0]register_temp[4:0];

```

```

17     logic clock = 0;
18     logic reset = 0;
19
20     uword memcheck;
21     uword memcheck2;
22
23     top dut(
24         .clk(clock),
25         .rst(reset)
26     );
27
28     SimPhase_e SimPhase;
29     initial #4 forever #1 clock = ~clock;
30
31     initial begin
32         // system wide reset
33         //
34         =====
35         $xzcheckoff;
36         $vcdpluson; //make that dve database
37         $vcdplusemon;
38         #1 SimPhase = RESET;
39         reset = 1;
40         #1 $xzcheckon;
41         #8 reset = 0;
42
43         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/pro
44         dut.st1.program_memory.memory);
45
46         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
47         dut.st1.register_file.zregisters);
48         #1 SimPhase = IDLE;
49         reset = 1;
50         #1 reset = 0;
51
52         #19
53
54         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/haz
55         dut.st1.program_memory.memory);
56
57         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
58         dut.st1.register_file.zregisters);
59         SimPhase = HAZ0;
60         reset = 1;
61         #1 reset = 0;
62
63         #19
64
65         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/haz
66         dut.st1.program_memory.memory);
67
68         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
69         dut.st1.register_file.zregisters);
70         SimPhase = HAZ1;
71         reset = 1;
72         #1 reset = 0;
73
74         #19
75
76         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/haz
77         dut.st1.program_memory.memory);
78
79         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
80         dut.st1.register_file.zregisters);
81         SimPhase = HAZ2;
82         reset = 1;
83         #1 reset = 0;
84
85         #19
86
87         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/haz
88         dut.st1.program_memory.memory);
89
90         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
91         dut.st1.register_file.zregisters);
92         SimPhase = HAZ3;
93         reset = 1;
94         #1 reset = 0;
95
96         #19
97
98         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/haz
99         dut.st1.program_memory.memory);
100
101         $readmemh("C:/Users/devin/Documents/GitHub/cpel42TermProject/source/Verif/reg
102         dut.st1.register_file.zregisters);
103         SimPhase = HAZ4;
104         reset = 1;
105         #1 reset = 0;
106
107         #19

```



```

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
157

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
93   SimPhase = HAZ5;
      reset = 1;
      #1 reset = 0;
161

97   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
165

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
101   SimPhase = HAZ6;
      reset = 1;
      #1 reset = 0;
169

105   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
173

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
109   SimPhase = HAZ7;
      reset = 1;
      #1 reset = 0;
177

113   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
181

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
117   SimPhase = HAZ8;
      reset = 1;
      #1 reset = 0;
189

121   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
193

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
125   SimPhase = HAZ9;
      reset = 1;
      #1 reset = 0;
197

129   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
205

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
133   SimPhase = HAZ10;
      reset = 1;
      #1 reset = 0;
209

137   #19

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
217

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
141   SimPhase = STALL;
      reset = 1;
      #1 reset = 0;
221

145   #19
      #1 reset = 0;
      #1 reset = 1;
      #1 reset = 0;
225

149   #6
      //|| official test program
      SimPhase = FULLTEST;

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.program_memory.memory);
153

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
229

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
233

$readmemh("C:/Users/devin/Documents/GitHub/cpe142TermProject/source
dut.st1.register_file.zregisters);
237

dut.st3.main_memory.shadow_memory);
#1 reset = 0;
#1 reset = 1;
#1 reset = 0;

#60
memcheck = {dut.st3.main_memory.memory[0],
dut.st3.main_memory.memory[1]};
memcheck2 = {dut.st3.main_memory.memory[2],
dut.st3.main_memory.memory[3]};

if (memcheck != 32'h2bcd) $display("check FAILED! memory[0]
value = %h expected 2BCD", memcheck);
else $display("Memory check Passed! memory[0] value = %h
expected 2bcd", memcheck);

if (memcheck2 != 32'h579A) $display("check FAILED!
memory[2] value = %h expected 579A", memcheck2);
else $display("Memory check Passed! memory[2] value = %h
expected 579a", memcheck2);
$finish;
end

integer cycle = 0;
always @ (negedge clock) begin
if(SimPhase == FULLTEST) begin
cycle++;
//PC, ADDERS, MEMORY, REGISTER FILE, ALU, and pipeline
buffers (inputs and output)
$display("\n\n");
$display("Current CPU State ===Cycle:
%2d=====", cycle);
$display("Pipe Stage One
-----");
$display("stall      :%h", dut.st1.stall);
$display("halt_sys   :%h", dut.st1.halt_sys);

$display("out_memc    :%h", dut.st1.out_memc.mem2r);
$display("out_reg_wr   :%h", dut.st1.out_reg_wr);
$display("out_alu      :%h", dut.st1.out_alu);
integer' (dut.st1.out_alu));
$display("out_haz1    :%h", dut.st1.out_haz1);
$display("out_haz2    :%h", dut.st1.out_haz2);
$display("out_haz8    :%h", dut.st1.out_haz8);
$display("out_R0_en    :%h", dut.st1.out_R0_en);
$display("out_alu_ctrl  :%h", dut.st1.out_alu_ctrl);
$display("out_instr     :%h", dut.st1.out_instr);
$display("out_R1_data   :%h", dut.st1.out_R1_data);
$display("memc         :%h", dut.st1.memc.mem2r);

$display("instruction - %h", dut.st1.instruction );
$display("PC_address - %h", dut.st1.PC_address );

$display("opcode - %h", dut.st1.opcode );
$display("func_code - %h", dut.st1.func_code );

$display("offset_sel - %h", dut.st1.offset_sel );
$display("offset_se - %h", dut.st1.offset_se );
$display("offset_shifted - %h", dut.st1.offset_shifted );

$display("cmp_a - %h", dut.st1.cmp_a );
$display("cmp_b - %h", dut.st1.cmp_b );
$display("cmp_result - %h", dut.st1.cmp_result );

$display("PC_no_jump - %h", dut.st1.PC_no_jump );
$display("PC_jump - %h", dut.st1.PC_jump );
$display("PC_next - %h", dut.st1.PC_next );

$display("R1_data - %h", dut.st1.R1_data );
$display("R1_data_muxed - %h", dut.st1.R1_data_muxed );
);
$display("r2_data - %h", dut.st1.r2_data );

$display("haz - %h", dut.st1.haz );
$display("R0_en - %h", dut.st1.R0_en );
$display("");
$display("Pipe Stage Two
-----");
$display("in_memc - %h", dut.st2.in_memc.mem2r);
$display("in_alu a - %h", dut.st2.in_alu.a);
$display("in_alu b- %h", dut.st2.in_alu.b);
$display("alu_control - %h", dut.st2.alu_control);
$display("in_R1_data - %h", dut.st2.in_R1_data);
$display("in_R0_en - %h", dut.st2.in_R0_en);
$display("in_instr - %h", dut.st2.in_instr);
$display("haz1 - %h", dut.st2.haz1);
$display("haz2 - %h", dut.st2.haz2);
$display("haz8 - %h", dut.st2.haz8);
$display("s3_data - %h", dut.st2.s3_data);
$display("in_reg_wr - %h", dut.st2.in_reg_wr);

$display("alucontrol - %s", dut.st2.alucontrol);
$display("alu overflow - %h", dut.st2.out_alu_stat.sign);

```

```

237         $display("alu sign - %h" ,
dut.st2.out_alu_stat.overflow);
$display("alu zero- %h" , dut.st2.out_alu_stat.zero);

$display("out_reg_wr - %h " , dut.st2.out_reg_wr);
$display("out_memc - %h " ,
dut.st2.out_memc.mem2r);
241 $display("out_alu - %h " , dut.st2.out_alu);
$display("out_alu_result - %h " ,
dut.st2.out_alu_result);
$display("out_R1_data - %h " , dut.st2.out_R1_data);
$display("out_R0_en - %h " , dut.st2.out_R0_en);
245 $display("out_instr - %h " , dut.st2.out_instr);
-----
$display("alu overflow - %b" ,
dut.st2.out_alu_stat.sign);
$display("alu sign - %b" ,
249 dut.st2.out_alu_stat.overflow);
$display("alu zero- %b" , dut.st2.out_alu_stat.zero);

>>>>>> dcdd64061149951ed816358fb4f294144f7da988
$display("");
253 $display("Pipe Stage Three
-----");
$display("instruction - %h" , dut.st3.instruction);
$display("alu - %h" , dut.st3.alu);
$display("memc - %h" , dut.st3.memc.mem2r);
257 $display("r1_data - %h" , dut.st3.r1_data);
$display("r0_en - %h" , dut.st3.r0_en);
$display("halt_sys - %h" , dut.st3.halt_sys);

$display("");
$display("data - %h" , dut.st3.data);
$display("r1_data_out - %h" , dut.st3.r1_data_out);
$display("out_memc - %h" ,
261 dut.st3.out_memc.mem2r);
$display("out_r0_en - %h" , dut.st3.out_r0_en);
$display("instruction_out - %h" ,
265 dut.st3.instruction_out);

$display("=====
end
269 endmodule

```

./source/Verif/system_tb.sv

```

2 typedef enum{
A_SEL, // sel == 00
6 C_SEL, // sel == 01
B_SEL, // sel == 10
} sele_t;

10 module mux_tb();
import alu_pkg::*;
import types_pkg::*;

14 integer testiteration = 0;
integer failure_counta = 0;
integer failure_countb = 0;
18 integer failure_countc = 0;

logic is3way;
integer size;
22 sele_t sel;
logic [1:0] select;
logic [15:0] input_a;
logic [15:0] input_b;
26 logic [15:0] input_c;
wire [15:0] output_a;
wire [15:0] output_b;
30 wire [1:0] output_c;

// 16-bit mux with 3 inputs
34 mux #(
.SIZE(16),
.IS3WAY(1)
) duta(
38 .sel(select),
.in1(input_a),
.in2(input_b),
.in3(input_c),

42 .out(output_a)
);

46 // 16bit mux with 2 inputs
mux #(
.SIZE(16),
.IS3WAY(0)

```

```

50 ) dutb(
.sel(select[0]),
.in1(input_a),
.in2(input_b),
54 .in3(input_c),

.out(output_b)
);

58 // 2 bit mux with 2 inputs
mux #(
.SIZE(2),
62 .IS3WAY(0)
) dutc(
.sel(select[0]),
.in1(input_a[1:0]),
66 .in2(input_b[1:0]),
.in3(input_c[1:0]),

.out(output_c)
);
70 assign select = sel;
initial begin
//! system wide reset
74 //!
-----
$xyzcheckoff;
$vcpluson; //make that dve database
$vcplusmemon;
78 size = 32'd16;
is3way = 1'b1;
sel = A_SEL;
input_a = 16'h000f;
82 input_b = 16'h00f1;
input_c = 16'h0f02;
#1
// input_a should be on the output
86 if(output_a != input_a) failure_counta++;
if(output_b != input_a) failure_countb++;
if(output_c != input_a[1:0]) failure_countc++;

90 #5 size = 32'd16;
is3way = 1'b1;
sel = B_SEL;
#1
94 // input_b should be on the output
if(output_a != input_b) failure_counta++;

98 #5 size = 32'd16;
is3way = 1'b1;
sel = C_SEL;
#1
102 // input_c should be on the output
if(output_a != input_c) failure_counta++;
if(output_b != input_b) failure_countb++;
if(output_c != input_b[1:0]) failure_countc++;
106 #5
$display("Number of unexpected results for a: %d",
failure_counta);
$display("Number of unexpected results for b: %d",
failure_countb);
$display("Number of unexpected results for c: %d",
failure_countc);
110 $finish;
end
endmodule

```

./source/Verif/mux_tb.sv

VIII. BUILD SCRIPTS AND UTILITIES

```

#!/bin/bash
# $runsim [test bench]
# where acceptable selections of test benches are alu_tb,
register_tb
4 # system_tb, mux_tb
# example $> ./runsim.sh system_tb
#
# Three step VCS flow as described in Synopsys user guide. Uses
implicit configuration
8 # which allows unknown modules to be automatically resolved. See
individual command
# comments for details. An important caveat of implicit
configuration is packages and
# interfaces are not resolved by the search algorithm and file
names must match .
#
12 # coverage analysis is enabled. Results can be viewed by running:
dve -cov -dir simv.vdb/
# Command to run DVE: dve -vpd vcdplus.vpd
#
16 #

```

```

export VCS_LIC_EXPIRE_WARNING=1 #removes license expiry warning
mkdir logs lib #VCS will not create it's output directories if they
    don't exist

20 echo
21 echo
22 echo
23 ++++++
24 echo          RUNNING Vlogan
25 echo
26 ++++++
27
28 vlogan -f vlogan_args.list
29
30 if [ $? -ne 0 ]; then
31     echo "Vlogan analysis failed"
32     exit 1;
33 fi
34
35 echo
36 echo
37 echo
38 ++++++
39 echo          RUNNING VCS
40 echo
41 ++++++
42
43 vcs -file VCS_args.list $1
44
45 if [ $? -ne 0 ]; then
46     echo "VCS elaboration failed"
47     exit 1;
48 fi
49
50 echo
51 echo
52 echo
53 ++++++
54 echo          RUNNING Simulation
55 echo
56 ++++++
57
58 #
59 # Explanation of Command Line Flags:
60 # -cm fsm+line+tgl+branch record coverage metrics
61 # -cg_coverage_control=1 coverage data collection for all the
62 #   coverage groups (not yet in code)
63 # -l log file directory
64 simv -l $PWD/logs/simv.log -cm fsm+line+tgl+branch
65     -cg_coverage_control=1

```

../runsims.sh

```

//configuration
//=====
3 //Because everyone knows it's the best verilog
4 -sverilog
5
6 // -nc          : suppress Synopsys copyright message at
7 //   beginning of log
8 -nc
9
10 +v2k
11
12 // +lint=all      : display all lint checks for code quality
13 //   (noVCDE suppress messages about compiler directives)
14 +lint=all,noVCDE
15
16 // +warn=all      : always pay attention to warnings, they're
17 //   there for a reason.
18 +warn=all
19
20 // -l <path>      : vlogan will direct it's output messages to
21 //   this file
22 -l $PWD/logs/vlogan.log
23
24 //part of VCS implicit configuration. The top level file is the only
25 //module required to be imported (packages and interfaces wont be
26 //resolved)
27 //VCS will then search the -y directory for missing modules in file
28 //names
29 //that have the module name with one of the libext+ extensions
30 +libext+.sv+.v
31
32 //library directories VCS will search when looking for unresolved
33 //modules
34 //for implicit configuration Module name must match file name!!!!
35 -y $PWD/source/Design
36 -y $PWD/source/Verif
37
38 //packages that must be explicitly compiled(VCS implicit config
39 //isnt smart enough yet)
40 //=====
41 //Design packages

```

```

$PWD/source/Design/alu_pkg.sv
$PWD/source/Design/types_pkg.sv
35
//Top level files
$PWD/source/Verif/system_tb.sv
39 $PWD/source/Verif/alu_tb.sv
$PWD/source/Verif/register_tb.sv

```

../vlogan_args.list

```

//
// VCS configuration file
//
4
//enables post process debug utilities
-PP
8
//VCS will build interactive debug capability into the simv
    executable
-debug_all
12
// Enables coverage metrics which tells what parts of the code have
// been exercised
// FSM - Which states of finite state machines have been used
// line - which lines of code have been used by test run
// tgl - records which signals have been toggled in test run
// branch - which parts of if branches have been taken (superfluous
//   with line?)
16 -cm fsm+line+tgl+branch
18
//initialize all memory elements with random data at sim start
+wcs+initreg+random
20
//enables system verilog
-sverilog
24
//REALLY verbose warning messages
-notice
26
//check
-xzcheck nofalseneg
28
//Always listen to lint... always
+lint=all
32
//check for race conditions in TB assignments.. we like our sims
//   nice and deterministic
-race
36
//suppress synopsys copyright message
-q
38
//put log file in log folder because we're civilized here.
40 -l $PWD/logs/VCS.log

```

../VCS_args.list