CPE142: COMPUTER ORGANIZATION

DECEMBER FOURTH 2014

Term Project: Phase Two

Authors:
Ben SMITH 55%
Devin MOORE 45 %

Instructor: Dr. Behnam ARAD



CONTENTS

I	Introduction
II	Instruction Set Architecture II-A Supported Instruction Set Types
III	Memory and Register Design2III-A Main Memory2III-B Program Memory2III-C Register File2
IV	Data Path OrganizationIV-ANumber of Pipe Stages2IV-BHazard detection and mitigation2IV-CStage 13IV-C1Main Control Unit and Exception Handling3IV-C2Sign Extender3IV-C3ALU Control Unit3IV-C4Branching and Jump Control Unit3IV-DStage 23IV-EStage 33
V	Design Source Code 10 V-1 Stage One 10 V-2 Stage Two 11 V-3 Stage Three 12
VI	Verification Source Code
VII	Build Scripts and utilities 22
	LIST OF FIGURES
1 2 3 4 5 6 7 8 9	A Type Instruction Format B Type Instruction Format C Type Instruction Format D Type Instruction Format Register File Block Pipeline Organization Stage One Pipeline Organization Stage Two Pipeline Organization Stage Three Pipeline Organization Pipeline Organization Pipeline Organization
	LIST OF TABLES
II III I IV V VI	Main Memory Module Ports2Program Memory Module Ports2Full Set of Supported Instructions3Register File Control Signals3Hazard Detection Unit Inputs4Hazard Detection Unit Control Logic4

X	Sign Extention Logic Table	5
	Control Logic Truth Table	
VIII	ALU Control Logic Truth Table	6
IX	Jump Control Logic	6

I. Introduction

THIS document details the design process of the CSUS CPE 142 Computer Organization course's term project. We have been asked to designed a pipelined datapath which implements an instruction set that is similar to MIPS in architecture. This project exercises a number of design principals from the course material, particularly design considerations for hazard detection and mitigation. This project started with several design specifications, the CPU had to be pipelined, hazards must be dealt with and the supported instruction set was given. Other than the mentioned guidelines the students were asked to make design decisions, the depth of the pipeline, which stage to put various components, and how to mitigate potential hazards.

This document will first introduce the instruction set as specified in the project specification. This will present an opportunity to begin the discussion about the components that will be required to implement the functionality described by the instructions. From this high level view of the architectue we will begin to look at the functionality of the individual components of the system and what functionality they perform. After the individual blocks are described the processes of connecting them together and the dangers that must be mitgated are discussed.

II. INSTRUCTION SET ARCHITECTURE

INSTRUCTION set architecture describes the fundamental elements of a processor's ability to provide a service for software. This is also a sort of *contract* between hardware and software developers. As hardware developers we are saying this is what we promise to provide, our hardware can perform these operations for you. As the instruction set is the focus of the hardware we are designing, it makes sense to begin the design process with a through understanding of what hardware is to perform.

A. Supported Instruction Set Types

There are four instruction types in the prescribed instruction set, each of these types will support several different operations. Most instructions will add to the hardware that must be implemented as they ask for more functionality. Our processor will start with the most basic components, program memory, program counter and the hardware that's required to increment the program counter.

Instruction Format A: provides support for several arithmetic operations. All type A instructions carry an all zero opcode, the type of arithmetic operation is always decided by the four bit "funct code" field of the instruction. The organization of the instruction allows the func field to be supplied directly to the hardware which will perform the arithmetic without increasing the complexity of the main control logic. A full listing of supported hardware can be found in Table I.

This instruction type introduces a need for the first two components of this processor, the Arithmetic and Logic Unit, or ALU, and a register file for providing input and recording the output of the ALU.

4- bit opcode	4-bit operand 1	4-bit operand 2	4-bit funct code
---------------	-----------------	-----------------	------------------

Fig. 1: A Type Instruction Format

Instruction Format B: provides a way to load and store information from main memory. This greatly expands the capability of the ALU by removing the storage limitation of the register file. The new instructions require the implementation of some sort of addressable memory hardware to access. The two B type instructions, load word and store word, use indirect addressing schemes they will require the use of the ALU to calculate the physical address that is to be read or written to. The offset used in indirect addressing is signed and only 4 bits it necessitates new hardware to handle the sign extension out to the 16 bit width required by the ALU.

4- bit opcode 4-bit operand 1	4-bit operand 2	4-bit offset
-------------------------------	-----------------	--------------

Fig. 2: B Type Instruction Format

Instruction Format C: Allows the CPU to change the program counter based on logical outcomes. The instruction supplies an offset and a number to compare to a specific register, R0. The instructions jump when the instruction's operand 1 field is greater, equal, or less than R0 depending on the instruction. This comparison operation requires either the ALU or specialized hardware to provide these comparisons. There must also be additional hardware which will allow the instruction to effect the program counter. The jump range of these

instructions is increased by shifting the 8-bit offset field left on the natural word boundary of memory. This can be done because all instructions are the same width.




Fig. 3: C Type Instruction Format

Instruction Format D: allows the program counter to be set to almost anywhere in the program memory space. It does this by carrying a relatively large 13-bit effective jump offset. Although the opcode only allows for a 12-bit offset filed, the number is shifted to the left because instructions only start at even memory locations.

4- bit opcode	12-bit offset in jump unused in halt	
---------------	--------------------------------------	--

Fig. 4: D Type Instruction Format

III. MEMORY AND REGISTER DESIGN

EMORY is so crucial to the operation of the system it was the first system block to undergo design. The project has a few requirements with regard to memory. These requirements dictate how the memory can be accessed and it's total capacity. The register file will require several custom logic functions to allow the ALU access to a special register for divide and multiplication operations that produce 32 bits of output. The following subsections detail the high level functionality of our processor's memory organization at an abstract level.

A. Main Memory

The system is based on a 16 bit architecture, the memory will make full use of the addressing lines and provide 2^{16} total bytes of memory. The memory is byte addressable but will always return a 16 bit word, the byte at the address port and the following byte.

TABLE II MAIN MEMORY MODULE PORTS

Signal	Type	Operation
write_enable	logic	write data into memory at the next positive edge clock
write_address	logic[16]	the address data will be written to if write is to take place
write_data	logic[16]	the address data will be written to if write is to take place
data_out	logic[16]	the 16 bit word at location write_address will be made available

B. Program Memory

The program memory will be a combinatorial element which will output the instruction at a given address. There will be no synthasizable mechanism for loading this memory, it will be loaded by the system's testbench at simulation time.

TABLE III
PROGRAM MEMORY MODULE PORTS

Signa	l Type	Operation
ir	logic[16]	address from program counter,
		memory will return content at the specified location
ou	t logic[16]	Instruction from address supplied at input port

C. Register File

The register file's basic function is to provide the contents of a register when an address is supplied to it's address port. The register file has has two address ports and two data ports. Data will be produced on the output ports as soon as it is ready, not waiting for a clock. The write procedure is sequential and the data will be written on the rising edge of the system clock. The register will also implement two custom functions based around the R0 register. R0 will be accessible through the register ports like all of the other registers, but in addition to this it will respond to R0_en and R0_read.

TABLE I FULL SET OF SUPPORTED INSTRUCTIONS

syntax	opcode	op1	op2	f. Code	type	Operation
add op1, op2	0000	reg	reg	1111	A	op1 = op1 + op2
sub op1, op2	0000	reg	reg	1110	A	op1 = op1 - op2
and op1, op2	0000	reg	reg	1101	A	op1 = op1 & op2
or op1, op2	0000	reg	reg	1100	A	$op1 = op1 \mid op2$
mul op1, op2	0000	reg	reg	0001	A	op1 = op1 * op2
						op1: Product (lower half)
						R0: Product (upper half)
div op1, op2	0000	reg	reg	0010	A	op1: 16-bit quotient
						R0: 16-bit remainder
sll op1, op2	0000	reg	immd	1010	A	shift op1 to the left by op2 bits
slr op1, op2	0000	reg	immd	1011	A	shift op1 to the right by op2 bits with sign extension
rol op1, op2	0000	reg	immd	1000	A	rotate left op1 by op2 bits
ror op1, op2	0000	reg	immd	1001	A	rotate right op1 by op2 bits
lw op1, immd (op2)	1000	reg	reg	N/A	В	op1 = Mem [immd + op2]
						(sign extend immd)
sw op1, immd (op2)	1011	reg	reg	N/A	В	Mem [immd + op2] = op1
						(sign extend immd)
blt op1, op2	0100	reg	immd.	N/A	С	if (op1 $<$ R0) then
						PC = PC + op2
						(sign extend op2 & shift left)
bgt op1, op2	0101	reg	immd.	N/A	C	if(op1 > R0) then
						PC=PC+ op2
						(sign extend op2 & shift left)
beq op1, op2	0110	reg	immd.	N/A	C	if $(op1 = R0)$ then
						PC = PC + op2
						(sign extend op2 & shift left)
jmp op1	1100	off		N/A	D	pc = pc + op1
_						(S.E. op1 and left shift)
Halt	1111			N/A	D	halt program execution
	add op1, op2 sub op1, op2 and op1, op2 or op1, op2 mul op1, op2 div op1, op2 sll op1, op2 slr op1, op2 rol op1, op2 rol op1, op2 lw op1, immd (op2) blt op1, op2 bgt op1, op2 bgt op1, op2 jmp op1	add op1, op2 0000 sub op1, op2 0000 and op1, op2 0000 mul op1, op2 0000 div op1, op2 0000 sll op1, op2 0000 sll op1, op2 0000 rol op1, op2 0000 rol op1, op2 0000 lw op1, immd (op2) 1000 sw op1, immd (op2) 1011 blt op1, op2 0100 bgt op1, op2 0110 jmp op1 1100	add op1, op2	add op1, op2	add op1, op2 0000 reg reg 1111 sub op1, op2 0000 reg reg 1110 and op1, op2 0000 reg reg 1101 or op1, op2 0000 reg reg 1100 mul op1, op2 0000 reg reg 0001 div op1, op2 0000 reg immd 1010 sll op1, op2 0000 reg immd 1011 rol op1, op2 0000 reg immd 1000 ror op1, op2 0000 reg immd 1001 lw op1, immd (op2) 1000 reg reg N/A sw op1, immd (op2) 1011 reg reg N/A bgt op1, op2 0100 reg immd N/A beq op1, op2 0101 reg immd N/A jmp op1 1100 off — N/A	add op1, op2 0000 reg reg 1111 A sub op1, op2 0000 reg reg 1110 A and op1, op2 0000 reg reg 1101 A or op1, op2 0000 reg reg 1100 A mul op1, op2 0000 reg reg 0001 A sll op1, op2 0000 reg immd 1010 A sll op1, op2 0000 reg immd 1011 A rol op1, op2 0000 reg immd 1001 A rol op1, op2 0000 reg immd 1001 A lw op1, immd (op2) 1000 reg reg N/A B sw op1, immd (op2) 1011 reg reg N/A B blt op1, op2 0100 reg immd N/A C beq op1, op2 0101 reg immd N/A C jmp op1<

$\overline{}$	
Sur Sur Sur	R0_read RD1[15:0] RA1[3:0] RA2[3:0]
	RD2[15:0]
	Register File
	write_address[15:0] write_data[31:0] write_en R0_en

Fig. 5: Register File Block

TABLE IV REGISTER FILE CONTROL SIGNALS

Signal	type	Operation
RA1	logic[4]	read address for port 1
RA2	logic[4]	read address for port 2
RD1	logic[16]	the 16 bit word at location write_address will be made available
RD2	logic[16]	the 16 bit word at location write_address will be made available
write_enable	logic	when asserted data from write_data is captured on the falling edge of the clock
write_address	logic[4]	the address data will be written to if write is to take place
write_data	logic[16]	the data to be written at the positive edge of the clock

IV. DATA PATH ORGANIZATION

A. Number of Pipe Stages

The number of pipe stages the the primary design challenge of the first phase. A great deal of the difficulty surrounded assumptions that had to be made in the selection of the number of pipe stages. Pipelined designs are used to split combinational work across stages using flip flops to allow for higher global clock frequencies. We had to choose the number of pipe stages, guessing the longest path in the design. Given our understanding of digital logic we estimate that the ALU's signed divider circuit will require the most time by a wide margin. Because we do not intend to design a pipelined divider this operation is an atomic unit for us.

Because the ALU is assumed to require the longest time there is no logic between the inputs, outputs and the pipe flops ensuring highest possible operating frequency for the system. All of the control logic is implemented in the first stage and is assumed to require less time than the divisor circuit.

B. Hazard detection and mitigation

The hazard detection unit is used to detect and handle any potential hazards that may occur due to pipelining. With the current three stage design, its outputs will be controlling register forwarding and stalling branch instructions for one cycle when a hazard is detected. The most common hazard with this design is a data hazard. This occurs when an instruction is dependent on data from a previous instruction that has not yet been written back to the register file. When this occurs, the hazard detection unit will decide which control signals must be high in order to forward the correct data to where it will be used. These conditions can be found in Table VI

TABLE V HAZARD DETECTION UNIT INPUTS

Input	Output is high when the following conditions are met
r0_en	This bit comes from the ALU control in the first stage. It is high for a MULTIPLY or DIVIDE instruction
instr[15:12]	This is the OPCODE from the first stage
S2.instr[15:12]	This is the OPCODE from the second stage
S3.instr[15:12]	This is the OPCODE from the third stage
instr[11:8]	This is R1, typically the destination register address for instruction in first stage
instr[7:4]	This is R2, typically the source register address for instruction in first stage
S2.instr[11:8]	This is R1 of the second stage, typically the destination register
S3.instr[11:8]	This is R1 of the third stage, typically the destination register

TABLE VI HAZARD DETECTION UNIT CONTROL LOGIC

Signal	Output is high when the following conditions are met
haz0	Arithmetic or load followed two instructions later another arithmetic(Or STORE) using same destination register for R1.
haz1	Arithmetic or load directly followed by an arithmetic op with the R1 as the first destination.
haz2	Arithmetic or load directly followed by an arithmetic op with the R2 as the first destination.
haz3	Arithmetic or load followed 2 instructions later by an arithmetic op with the R2 as the first destination
haz4	An Arithmetic operation is followed directly by a branch instruction
haz5	LOAD is followed directly, or second instruction, by a branch instruction using the dest register for compare. Also if an arithmetic op was followed 2 instructions later by a branch instruction using it's dest register
haz6	Multiply or divide is followed directly by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz7	Multiply or divide is followed 2 instructions later by a branch instruction(What registers they specify does not matter. This is for R0 which is implicitly used by all 3 types)
haz8	LOAD is followed directly by a STORE instruction using same reg for dest(load)/src(store)
haz9	LOAD is followed 2 instructions later by a STORE instruction using same reg for dest(load)/src(store)
haz10	Arithmetic instruction followed directly by a STORE instruction using same reg for dest/src
stall	LOAD is followed directly by a branch instruction using the dest register for compare

C. Stage 1

The first stage of this design contains nearly all of the control logic for processor. Since the path through the 16-bit signed divider of stage two is so long, a lot of control logic can be implemented without effecting the maximum frequency of the CPU. Much of this logic will be in parallel. The main control unit, the hazard detection unit, and most of the jump unit are all independent of each other and control separate signals. Most of the logic will be in the hazard detection unit, and will require inputs from all three stages before the outputs can drive anything.

1) Main Control Unit and Exception Handling: The main control unit is responsible for decoding the opcode of the current instruction and controlling the data path. The truth table for this logic can be found in Table VII. The exception handling logic is omitted from this table due to size and complexity. Since the control unit is already handling the control signals for the halt operation, it also contains the logic to handle exceptions. There are three types of exceptions that are being handled; divide by zero, overflow, and unknown opcode.

The ALU will be in charge of detecting a divide by zero, or an overflow. If the operation is to be a 16 bit signed division, it will check the divisor for a 0 and assert a div0 signal there is is an attempt to divide by zero. If an overflow is detected, it will assert the overflow flag. Both of these signals are sent to the main control unit, where it will halt the system by gating all of the clock inputs to the flops. It will do the same for the halt instruction, or any opcode that is unknown.

- 2) Sign Extender: The sign extender in the first stage must be able to handle 4, 8, and 16 bit inputs from the different types of instructions. The main control unit will provide the control signals to let the sign extender know which bits to extend. The logic can be seen in Table X.
- 3) ALU Control Unit: The ALU control unit directly controls the operations of the ALU. It receives an ALUop bit from the main control unit to signal the use of the instruction's function code. If this bit is low, the ALU control signals will be determined by the function code, if it is high, the operation will be addition for the case of store and load instructions. For branching instructions, these signals don't matter because the main ALU results are not used. It would be more energy efficient to

use another bit for those operations to completely shut off the ALU, but there are no energy constraints on our design.

There are 5 output signals from the ALU control unit, four of which are input signals to the main ALU that determine its operations. The fifth output bit, imm_b, is used to bring the immediate value from the instruction into the ALU for the shift and rotate functions. Since there are separate function for rotating left and right, there is no need to treat the immediate as a signed number and it is not sign extended.

4) Branching and Jump Control Unit: The jump control unit decides whether to take PC + 2 or PC + offset during a branch or jump instruction. This unit will be part of the critical path for this particular stage. Using the opcode input, it will determine what instruction is being performed and how to drive the jmp output based off the result from the comparator if necessary. The comparator results will be valid after the register file has been indexed, any hazards have been dealt with, and the register contents have propagated through the comparator. The truth table can be seen in Table IX.

All of the branching and jumping logic is handled within this first stage thanks to the large division path of the second stage. The comparator will output either a 00 for equal, 01 for R1; R0, and a 10 for R1; R0. The jump control unit will compare those results to the opcode to determine whether or not a branch will be taken. If the opcode is for JMP, it will assert the jmp control bit no matter what the comparator says.

TABLE X
SIGN EXTENTION LOGIC TABLE

Input		Output
offset_sel[1]	offset_sel[0]	Action
0	0	nothing
0	1	extend 4 bits to 16
1	0	extend 8 bits to 16
1	1	extend 12 bits to 16

TABLE VII CONTROL LOGIC TRUTH TABLE

	Input				Output						
Instruction	instr[15]	instr[15]	instr[15]	instr[15]	ALUop	offset_sel[1:0]	mem2r	memwr	R0_read	reg_wr	se_imm_a
Type A	0	0	0	0	0	00	0	0	0	1	1
Load	1	0	0	0	1	10	1	0	0	1	0
store	1	0	1	1	1	10	0	1	0	0	0
BLT	0	1	0	0	0	10	0	0	1	0	1
BGT	0	1	0	1	0	10	0	0	1	0	1
BE	0	1	1	0	0	10	0	0	1	0	1
JMP	1	1	0	0	0	11	0	0	0	0	1
Halt	1	1	1	1	0	00	0	0	0	0	1

TABLE VIII
ALU CONTROL LOGIC TRUTH TABLE

Input						Output				
Instruction	ALUop	instr[3]	instr[2]	instr[1]	instr[0]	alu_ctrl[3]	alu_ctrl[2]	alu_ctrl[1]	alu_ctrl[0]	imm_b
SW/LW	1	X	X	X	X	0	0	0	0	0
Add	0	1	1	1	1	0	0	0	0	0
sub	0	1	1	1	0	0	0	0	1	0
AND	0	1	1	0	1	0	0	1	0	0
OR	0	1	1	0	0	0	0	1	1	0
MULT	0	0	0	0	1	0	1	0	0	0
DIV	0	0	0	1	0	0	1	0	1	0
SHL	0	1	0	1	0	0	1	1	0	1
SHR	0	1	0	1	1	0	1	1	1	1
ROL	0	1	0	0	0	1	0	0	0	1
ROR	0	1	0	0	1	1	0	0	1	1

TABLE IX
JUMP CONTROL LOGIC

	Input						Output
Instruction	instr[15]	instr[14]	instr[13]	instr[12]	cmp_result[1]	cmp_result[0]	jmp
BLT	0	1	0	0	0	0	0
BLT	0	1	0	0	0	1	1
BLT	0	1	0	0	1	0	0
BLT	0	1	0	0	1	1	0
BGT	0	1	0	1	0	0	1
BGT	0	1	0	1	0	1	0
BGT	0	1	0	1	1	0	0
BGT	0	1	0	1	1	1	0
BE	0	1	1	0	0	0	0
BE	0	1	1	0	0	1	0
BE	0	1	1	0	1	0	1
BE	0	1	1	0	1	1	0
JMP	1	1	0	0	0	0	1
JMP	1	1	0	0	0	1	1
JMP	1	1	0	0	1	0	1
JMP	1	1	0	0	1	1	1




Fig. 6: Pipeline Organization Stage One

D. Stage 2

The entire second stage of this design belongs to the Arithmetic Logic Unit as seen in Figure 7. This ALU supports all of the operations listed in Table VIII. Its function is determined by the ALU_control in the first stage. The 16 bit signed division will be our longest combinatorial path between stages, so there is very little logic between the ALU and the flip-flops.

E. Stage 3

The third stage of this pipelined processor handles memory references and writes back to the register file as seen in Figure 8. The main logic of this stage is contained in the main memory unit which is described in section two of this document.




Fig. 7: Pipeline Organization Stage Two





Fig. 8: Pipeline Organization Stage Three



V. DESIGN SOURCE CODE

```
1) Stage One:
   module alu(
         input alu_pkg::in_t in,
input alu_pkg::control_e control,
         output alu_pkg::status_t
         output integer out
      import alu pkg::*:
         logic carry;
      logic signed [17:0] arith;
         always_comb begin
               case(control)
                    P(control)
OR : out = {16'b0,in.a | in.b};
AND : out = {16'b0,in.a & in.b};
MULT: out = in.a * in.b;
ROL : out = {16'b0, ({in.a, in.a} << in.b*16)};
ROR : out = {16'b0, ({in.a, in.a} >> in.b*16)};
SHL : out = {16'b0,in.a << in.b};</pre>
                     SHR : out = {16'b0, in.a >>> in.b};
                    SUB : begin
arith = in.a - in.b;
                        out = \{16'b0, arith[15:0]\};
                     ADD : begin
                       arith = in.a + in.b;
out = {16'b0, arith[15:0]};
                    DIV : begin
                          if(in.b != 0) begin
                             out[15:0] = in.a / in.b;
out[31:16] = in.a % in.b;
                        else begin
                          out = 32'b0:
                           assert(0);
                       end
                    end
41
          always_comb begin:flag_logic
               stat.zero = !(|out);
           stat.overflow = (control == ADD || control == SUB) ?
arith[17]^arith[16] : 1'b0;
               if(control == MULT) stat.sign = out[31];
                                  stat.sign = out[15];
49
              else
    endmodule
```

../source/Design/alu.sv

```
module adder(
   input logic [15:0] pc,
   input logic [15:0] offset,

output logic [15:0] sum
);

logic overflow; // If there is an overflow, that is bad!

assign {overflow, sum} = pc + offset;
endmodule
```

../source/Design/adder.sv

```
arith = in.a - in.b;
out = {16'b0, arith[15:0]};
                 ADD : begin
arith = in.a + in.b;
                   out = {16'b0, arith[15:0]};
                 DIV : begin
                     out[31:16] = in.a % in.b;
                   end
                   else begin
                    out = 32'b0;
37
                     assert(0);
                   end
             endcase
41
       always_comb begin:flag_logic
    stat.zero = !(|out);
45
            stat.overflow = (control == ADD || control == SUB) ?
         arith[17]^arith[16] : 1'b0;
            if(control == MULT) stat.sign = out[31];
                           stat.sign = out[15];
   endmodule
```

../source/Design/alu.sv

```
package alu_pkg;
        typedef logic signed [15:0] word_16;
        typedef enum logic[3:0]{
            MULT= 4'h1,
DIV = 4'h2,
ROL = 4'h8,
            ROR = 4'h9,
            SHL = 4'hA,
             SHR = 4'hB,
            OR = 4'hC,
AND = 4'hD,
13
            SUB = 4'hE,
ADD = 4'hF
        } control_e;
        // Status flags for ALU
        // sign asserted when positive
        typedef struct{
            logic sign;
logic overflow;
logic zero;
        } status t:
        // Status flags for ALU
        // sign asserted when positive
        typedef struct{
29
            word 16 a;
             word_16 b;
        } in_t;
   endpackage
```

../source/Design/alu_pkg.sv

../source/Design/comparator.sv

```
module control_alu(
  input alu_pkg::control_e func,
  input wire ALUop,

output alu_pkg::control_e alu_ctrl,
  output logic immb,
```

```
output logic    R0_en
);
import alu_pkg::*;

assign immb = ((func == ROR)||(func == ROL)||(func == SHR)||(func == SHL));
assign RO_en = ((func == MULT)||(func == DIV));
assign alu_ctrl = (ALUop) ? ADD : func;

endmodule
```

../source/Design/control_alu.sv

```
2) Stage Two: 

—
    module control hazard unit(
       input wire
                                s2 R0 en.
       input wire
       input types_pkg::opcode_t
                                                  s2_opcode,
      input types pkg::opcode t
       input types_pkg::opcode_t
                                                  s3_opcode,
                           [3:0] r1,
      input wire
                           [3:0] s2 r1.
      input wire
                           [3:0] s3 r1,
      output logic [10:0] haz,
                               stall
      output logic
    );
      import alu pkg::*;
      import types_pkg::*;
       logic stall logic:
       logic haz11;
      logic haz12;
       logic haz0, haz1, haz2, haz3, haz4, haz5, haz6, haz7, haz8,
       // Arithmetic or load followed two instructions later
       // another arithmetic(Or STORE) using same destination
       // register for R1.
      assign haz0 = ((opcode == ARITHM))
    &&((s3_opcode == ARITHM))
    &&((r1 == s3_r1));
      assign haz[0] = (haz0) ? 1'b1 : 1'b0 ;
          Arithmetic or load directly followed by an arithmetic
      // op with the R1 as the first destination.
assign haz1 = ((opcode == ARITHM))
                  &&((s2_opcode == ARITHM)||(s2_opcode == LW))
      &&((sz_opcode -- ARITAM)))(s
&&((r1 == s2_r1));
assign haz[1] = (haz1) ? 1'b1: 1'b0;
41
       // Arithmetic or load directly followed by an arithmetic
      // Artifimetro of load directly followed by
// op with the R2 as the first destination.
assign haz2 = ((opcode == ARITHM))
                 6&((s2_opcode == ARITHM))
&&((s2_opcode == LW))
&&((r2 == s2_r1));
45
      assign haz[2] = (haz2) ? 1'b1: 1'b0;
       // Arithmetic or load followed 2 instructions later by an
      // Arithmetic of with the R2 as the first destination
assign haz3 = ((opcode == ARITHM))
    &&((s3_opcode == ARITHM)||(s3_opcode == LW))
    &&((r2 == s3_r1));
assign haz[3] = (haz3) ? 1'b1: 1'b0;
53
       // An Arithmetic operation is followed directly by a
       // branch instruction
      assign haz4 = ((opcode == BE)||(opcode == BLT)||(opcode == BGT))
      &&((s2_opcode == ARITHM));
assign haz[4] = (haz4) ? 1'b1: 1'b0;
61
       //\ {\tt LOAD} is followed directly, or second instruction, by a //\ {\tt branch} instruction using the dest register for compare.
      // Also if an arithmetic op was followed 2 instructions
// later by a branch instruction using its dest register
assign haz5 = ((opcode == BE)||(opcode == BLT)||(opcode == BGT))
65
                  &&((s3_opcode == LW)||(s2_opcode == LW)||(s3_opcode ==
      &&. (r1 == s2_r1)||(r1 == s3_r1)&&!(s2_opcode == LW)); assign haz[5] = (haz5 && !haz4) ? 1'b1: 1'b0;
69
       // Multiply or divide is followed directly by a branch
      // instruction(What registers they specify does not matter. 
 // This is for RO which is implicitly used by all 3 types)  
      assign haz6 = ((opcode == BE)||(opcode == BET)||(opcode == BGT))
   &&((s2_R0_en)); // Only if MULT or DIV
      assign haz[6] = (haz6) ? 1'b1: 1'b0;
       // Multiply or divide is followed 2 instructions later by
      // a branch instruction(What registers they specify does // not matter. This is for RO which is implicitly used by
     // all 3 types)
```

```
// These LW/SW things might be checking the wrong registers
// Check here if problems occur
// LOAD is followed directly by a STORE instruction
// using same reg for dest(load)/src(store)
assign haz8 = ((opcode == SW))

&&((s2_opcode == LW))

&&((r1 == s2_r1)||(r2 == s2_r1));

assign haz[8] = (haz8) ? 1'b1: 1'b0;
// LOAD is followed 2 instructions later by a STORE
// instruction using same reg for dest(load)/src(store)
assign haz9 = ((opcode == SW))
&&((s3_opcode == LW))
&&((r1 == s3_r1)|(r2 == s3_r1));
assign haz[9] = (haz9 && !haz10) ? 1'b1: 1'b0;
// Arithmetic instruction followed directly by a STORE
// instruction using same reg for dest/src
//\ \mbox{LOAD} is followed directly by a branch instruction //\ \mbox{using} the dest register for compare
assign stall_logic = ((opcode == BE) || (opcode == BLT) || (opcode ==
     BGT))
            &&((s2_opcode == LW))
            &&((r1 =
                         = s2_r1) || (r2 == s2_r1));
assign stall = (stall_logic) ? 1'b1: 1'b0;
```

../source/Design/control_hazard_unit.sv

```
module control_jump(
    input types_pkg::result_t
                                 cmp_result,
    input types_pkg::opcode_t
    output logic jmp
  import types_pkg::*;
  always_comb begin
    case (opcode)
      BLT:
        if(cmp_result == LESS)
           jmp = 1'b1;
          jmp = 1'b0;
        if(cmp_result == GREATER)
           jmp = 1'b1;
        e1se
          jmp = 1'b0;
        if(cmp_result == EQUAL)
          jmp = 1'b1;
25
      jmp = 1'b0;
JMP:
        jmp = 1'b1;
      default:
        jmp = 1'b0;
    endcase
  end
  endmodule
```

../source/Design/control_jump.sv

```
module control_main(
input types_pkg::opcode_t opcode,
input alu_pkg::control_e func,
input wire div0,
input wire overflow,

output logic ALUop,
output types_pkg::sel_t offset_sel,
output logic mem2r,
output logic memwr,
output logic memwr,
output logic reg_wr,
output logic reg_wr,
output logic R0_read,
output logic se_imm_a
);
```

93

```
import types pkg::*;
       import alu_pkg::*;
            f (div0 || overflow) begin // Exception
ALUop = 1'b0;
            offset_sel = NONE;
            mem2r = 1'b0;
memwr = 1'b0;
            halt_sys = 1'b1;
reg_wr = 1'b0;
R0_read = 1'b0;
            se_imm_a = 1'b0;
30
         else begin
            case (opcode)
               ARITHM: begin
ALUop = 1'b0;
                  if((func == ROR)||(func == ROL)||(func == SHL)||(func ==
                    offset_sel = FOURBIT;
38
                   offset sel = NONE;
                  mem2r = 1'b0;
memwr = 1'b0;
                  halt_sys = 1'b0;
reg_wr = 1'b1;
                  R0_read = 1'b0;
                  se_imm_a = 1'b0; // Not soooo sure bout this one
46
               LW: begin
                  ALUop = 1'b1;
                  offset_sel = FOURBIT;
                  mem2r = 1'b1;
memwr = 1'b0;
                  halt_sys = 1'b0;
reg_wr = 1'b1;
R0_read = 1'b0;
                  se_imm_a = 1'b1;
                 ALUop = 1'b1;
                  offset_sel = FOURBIT;
                  mem2r = 1'b0;
memwr = 1'b1;
                  halt_sys = 1'b0;
                  reg_wr = 1'b0;
R0 read = 1'b0;
62
                  se_imm_a = 1'b1;
               BLT: begin
66
                  ALUop = 1'b1;
offset_sel = EIGHTBIT;
                  mem2r = 1'b0;
memwr = 1'b0;
                  halt_sys = 1'b0;
reg_wr = 1'b0;
                  R0_read = 1'b1;
                  se_imm_a = 1'b1;
74
               BGT: begin
                 ALUop = 1'b1;
offset_sel = EIGHTBIT;
                  mem2r = 1'b0;
memwr = 1'b0;
                  halt_sys = 1'b0;
                  reg_wr = 1'b0;
R0_read = 1'b1;
82
                  se_imm_a = 1'b1;
               end
               BE: begin
86
                  ALUop = 1'b1;
                  offset_sel = EIGHTBIT;
mem2r = 1'b0;
memwr = 1'b0;
90
                 halt_sys = 1'b0;
reg_wr = 1'b0;
R0_read = 1'b1;
se_imm_a = 1'b1;
94
               JMP: begin
                  ALUop = 1'b1;
                  offset_sel = TWELVEBIT;
                  mem2r = 1'b0;
memwr = 1'b0;
                  halt_sys = 1'b0;
reg_wr = 1'b0;
R0_read = 1'b0;
                  se_imm_a = 1'b1;
               HALT: begin
                  ALUop = 1'b0;
                  offset sel = NONE;
                  mem2r = 1'b0;
memwr = 1'b0;
halt_sys = 1'b1;
                  reg_wr = 1'b0;
```

../source/Design/control_main.sv

```
2 // Main memory block
  // Word addressable (16-bit)
    input wire
                  rst,
    input wire
                  halt_sys,
    output logic[15:0] data_out
18);
    logic clockg;
          [7:0] memory[65536:0]; // Memory block. 16 bit address
       with 16 bit data
    logic [7:0] shadow_memory[65536:0] = '{default:0};
    always_comb begin: clock_gating
     clockg = (halt_sys == 1'b1|| write_en == 1'b0)?1'b0:clk; //flop
      clock gated
26
    always_comb begin: memory_read_logic
     data_out = {memory[address], memory[address +1]}; // Always
       read the data from the address
30
    always_ff@(posedge clockg ,posedge rst) begin:
      memory_rst_and_write
if(rst == 1'b1) memory <= shadow_memory;// If rst is asserted,</pre>
     +1]} <= write_data; // Flop the input
   end
  endmodule
```

../source/Design/mem main.sv

```
module mem_program(
   input wire [15:0] address,
   output logic[15:0] data_out
);

logic rst = 0;

// logic [65535:0][7:0] memory = 0; // Memory block. 16 bit
   address with 16 bit data
   logic [7:0] memory[100:0] = '{default:8'b0}; // Memory block.
   16 bit address with 16 bit data

assign data_out = {memory[address], memory[address+1]}; // Always
   read the data from the address
endmodule
```

../source/Design/mem program.sv

```
module mem_register(
    input wire rst,
    input wire clk,
    input wire halt_sys,

    input wire R0_read,
    input wire [3:0] ra1,
```

```
input wire [3:0] ra2,
     input wire
                       R0_en,
     input wire [3:0] write_address, input wire [31:0] write_data,
     output logic[15:0] rd1,
output logic[15:0] rd2
                      write_data_high;
10
            [15:0]
     rea
            [15:0]
                      write data low:
                  clockg;
23
             [15:0]
                          registers[31:0]; // Memory block. 4 bit
     logic
         address with 16 bit data
     logic [15:0] zregisters[31:0] ='{default:0};
     assign {write_data_high, write_data_low} = write_data; //
         Split the input data into two words
     //generates clock that will only allow writes when they are
         supposed to.
     always_comb begin: clock_gating
      clockg = (halt_sys == 1'b1|| write_en == 1'b0)?1'b0:clk; //flop
         clock gated
     //Combinatorial read logic
     always_comb begin: memory_read_logic
      rdl = registers[ral]; // Always read the data from the address rd2 = (R0_read) ? registers[0] : registers[ra2]; // if
         RO_read is high then RO contents are output at r2
39
     //sequential write logic.
     always_ff@(posedge clockg, posedge rst) begin: mem_reg_flop
   if (rst == 1'b1) begin
         registers <= zregisters;// If rst is asserted, we want to
                                                                                     41
         clear the flops
43
       else begin// Write data to reg, and write top 16 bits to R0 if
                                                                                     45
         R0_en is high
         if (RO_en) registers[0] <= write_data_high;
registers[write_address] <= write_data_low;</pre>
                                                              // Flop the
     end
                                                                                     49
   endmodule
```

../source/Design/mem_register.sv

```
module mux
    #(parameter SIZE = 16, parameter IS3WAY = 1)(
    input wire [IS3WAY:0]
    input wire [(SIZE - 1):0]
    input wire [(SIZE - 1):0]
input wire [(SIZE - 1):0]
    output logic [(SIZE - 1):0] out
   );
    always comb begin
      if(IS3WAY) begin
                            //3 to one mux
15
           2'b00:
             out = in1;
           2'b10:
             out = in2:
           2'b01:
             out = in3;
           2'b11: begi
23
         endcase
       else begin
                          // 2 to one mux
         case (sel)
           1'b0:
             out = in1;
           1'b1:
         endcase
       end
    end
   endmodule
```

../source/Design/mux.sv

```
input wire
                       halt sys,
                 [1:0] in memc,
  input wire
                       in_reg_wr,
                 In_reg_wr,
[15:0] in_alu_a,
[15:0] in_alu_b,
  input wire
  input wire
                 [15:0] in_R1_data,
  input control_e in_alu_ctrl,
input wire [7:0] in_instr, // Top 8 bits of instruction for
opcode and dest reg
                      in R0 en,
  input wire
                         in_haz2,
  input wire
                         in haz1.
  output logic
output logic
                         out_haz8,
                         out haz1,
  output logic
                         out_haz2,
  output logic
output logic
                    [1:0] out_memc,
                         out_reg_wr,
  output logic [15:0] out_alu_a, output logic [15:0] out_alu_b, output logic [15:0] out_Rl_data,
                        out R0 en.
  output control_e out_alu_ctrl,
output logic [7:0] out_instr // Top 8 bits of instruction for
opcode and dest reg
  always_ff@ (posedge clk or posedge rst) begin: stage_A_flop
    if (rst) begin
       out_memc
                        <= 1'd0;
<= 16'd0;
       out_reg_wr
       out alu a
       out_alu_b
                         <= 16'd0;
       out_R1_data
                         <= 1'b0;
       out haz1
                         <= 1'b0;
       out haz2
       out haz8
                         \leq 1/h0:
                         <= 1'd0;
       out_R0_en
       out_alu_ctrl <= ADD;
      out_instr <= 8'd0; // Top 8 bits of instruction // If rst is asserted, we want to clear the flops
    else begin
       if(halt_sys || stall) begin
          // Stay the same value. System is halted.
                      // Flop the input
         out memc
                        <= in memc;
                         <= in_reg_wr;
<= in_alu_a;
          out_reg_wr
         out_alu_a
                           <= in_alu_b;
         out alu b
                           <= in_R1_data;
          out_R1_data
          out haz1
                           <= in haz1:
          out_haz2
                           <= in_haz2;
                           <= in_haz8;
          out_haz8
         out_R0_en <= in_R0_en;
out_alu_ctrl <= in_alu_ctrl;</pre>
                            <= in_instr;
          out_instr
    end
endmodule
```

../source/Design/reg_pipe_stage_a.sv

```
module reg_pipe_stage_b(
 input wire
                    clk,
  input wire
 input wire
                    halt_sys,
 input wire
                    stall,
 input wire
                [1:0] in memc.
 input wire
                   in reg wr,
                    in_alu,
 input wire
               [15:0] in_R1_data,
                    in_R0_en,
 input wire
     out wire [7:0] in_instr, // Top 8 bits of instruction for opcode and dest reg
 output logic [1:0] out_memc,
 output logic
                   out_reg_wr,
 output integer
                    out_alu,
 output logic [15:0] out_R1_data,
                    out R0 en.
 output logic [7:0] out_instr // Top 8 bits of instruction for
     opcode and dest reg
```

```
always_ff@ (posedge clk or posedge rst) begin: stage_B_flop
        if (rst) begin
          out_memc <= 2'd0;
out_reg_wr <= 1'd0;
out_alu <= 32'd0;
          out_R1_data <= 16'd0;

out_R0_en <= 1'd0;

out_instr <= 8'd0; // Top 8 bits of instruction // If
          rst is asserted, we want to clear the flops
        end
        else begin
           if(halt_sys || stall) begin
             \ensuremath{//} Stay the same value. System is halted.
           else
                        // Flop the input
             out_memc <= in_memc;
out_reg_wr <= in reg
             out memc
                           <= in_alu;
40
             out_alu
             out_R1_data <= in_R1_data;
out_R0_en <= in_R0_en;
             out_instr
                               <= in_instr;
     end
   endmodule
```

../source/Design/reg_pipe_stage_b.sv

```
module reg_program_counter(
    input wire clk,
    input wire rst,
    input wire halt_sys, // Control signal from main control to halt
    input wire stall,
                       // Control signal from hazard unit to stall
       for one cycle
                                                                          20
    input wire [15:0] in_address, // Next PC address
    output logic [15:0] out_address // Current PC address
    always_ff@ (posedge clk or posedge rst) begin:
       program_counter_flop
      if (rst) begin
                                                                          28
        out_address <= 16'd0;
18
        if (halt_sys || stall)
                                                                          32
          out_address <= out_address; // Stay the same value. System</pre>
        else
          out address <= in address; // Flop the input
    end
  endmodule
```

../source/Design/reg_program_counter.sv

```
module shift_one(
   input wire [15:0] in,

4   output logic [15:0] out
);
   assign out = {in << 1};
endmodule</pre>
```

../source/Design/shift_one.sv

```
3) Stage Three: □
   module sign_extender(
                                offset sel,
    input types_pkg::sel_t
                     [11:0] input_value,
                     [15:0] se_value
    output logic
    import types_pkg::*;
    always_comb begin
      case (offset_sel)
          se_value = {4'h0, input_value};
        FOURBIT:
          if (input_value[3]) // Might not be sign extending these
15
            se_value = {12'hfff, input_value[3:0]};
            se_value = {12'h000, input_value[3:0]};
19
          if (input_value[7]) // Might not be sign extending these
```

```
se_value = {8'hff, input_value[7:0]};
else
    se_value = {8'h00, input_value[7:0]};

TWELVEBIT:
    if (input_value[11]) // Might not be sign extending these correctly
    se_value = {4'hf, input_value[11:0]};
else
    se_value = {4'h0, input_value[11:0]};
endcase
end
endmodule
```

../source/Design/sign_extender.sv

```
module stage_one(
     input wire
                          rst,
        input wire [15:0] s3_instruction,
        input wire
                            s2 R0 en,
        input wire [31:0]
        input wire
                            s3_reg_wr,
        //flopped outputs
                            stall,
        output rea
                           halt_sys,
        output types_pkg::memc_t
        output rea
       out alu.
        output reg
                           out_haz1,
        output reg
                           out_haz2,
out_haz8,
       output reg
                           out_R0_en,
       output alu_pkg::control_e
output types_pkg::uword
out_instr,
       output types_pkg::uword
                                  out_R1_data,
       output types_pkg::memc_t memc
    import types_pkg::*;
  import alu_pkg::*;
    //| Local logic instantiations
   uword PC_address;
   logic [15:0] instruction;
   opcode t
                   opcode;
                   func_code;
                   offset_sel;
            [15:0] offset_se;
            [15:0] offset_shifted;
            [15:0] cmp_a;
    wire
            [15:0] cmp_b;
    result_t
                   cmp_result;
            [15:0] PC_no_jump;
    wire
            [15:0] PC_jump;
            [15:0] PC_next;
    uword
             R1_data_muxed;
    wire
            [15:0] r2_data;
   wire
            [10:0] haz:
 wire
           R0 en;
         R0 read:
           s3_memc;
         ALUop;
 rea
         rea wr:
         se_imm_a;
 reg
             alucontrol;
         immb;
 req
         jmp;
        alu_muxed;
    assign opcode = opcode_t'(instruction[15:12]);
   assign func_code = control_e'(instruction[3:0]);
    //| Stage 1 Flip-Flop
```

```
.div0(1'b0),
.overflow(1'b0),
        always_ff@ (posedge clk or posedge rst) begin: stage_A_flop
80
            if (rst) begin
                                  <= memc_t'(2'd0);
<= 1'd0;
                out_memc
                out_reg_wr
                                                                                            .ALUop (ALUop),
                                  <= 16'd0;
                                                                                            .offset sel(offset sel),
                out alu.a
                out_alu.b
                                  <= 16'd0;
                out R1 data
                                  <= 16'd0;
                                                                                            .mem2r(memc.mem2r).
                                  <= 1'b0;
                out haz1
                                                                                            .memwr (memc.memwr),
                 out_haz2
                                  <= 1'b0;
                                                                                            .halt_sys(halt_sys),
                                  <= 1'b0;
                                                                                            .reg_wr(reg_wr),
.R0_read(R0_read),
88
                out haz8
                                  <= 1'd0;
                out_R0_en
                out_alu_ctrl
                                 <= ADD;
                                                                                            .se_imm_a(se_imm_a)
                                              // Top 8 bits of
                out instr
                                  <= 8'd0;
          instruction // If rst is asserted, we want to clear the flops
92
                                                                                        control_alu alu_control(
                                                                                            .func(func code).
                                                                                            .ALUop(ALUop),
            else begin
                if(halt_sys || stall) begin
                    // Stay the same value. System is halted.
                                                                                            .alu ctrl(alucontrol),
                                                                                            .immb(immb),
                else
                                      // Flop the input
<= memc;</pre>
                                                                                            .R0_en(R0_en)
                    out_memc
100
                     out_reg_wr
                                      <= reg_wr;
                                                                                192
                                                                                       control_jump jump_unit(
   .cmp_result(cmp_result),
                                      <= alu muxed:
                     out alu
                                      <= R1_data_muxed;
                     out_R1_data
                     out_haz1
                                      <= haz[1];
                                                                                            .opcode (opcode) ,
104
                                      <= haz[2];
                     out haz2
                     out_haz8
                                      <= haz[8];
                                                                                            .jmp(jmp)
                                      <= R0_en;
                     out_R0_en
                                                                                        );
                     out alu ctrl
                                      <= alucontrol:
                                      <= instruction;
108
                     out_instr
                                                                                        //| Hazard Detection Unit
            end
                                                                                        control_hazard_unit HDU(
        //| PC adder instantiation
                                                                                            .s2_R0_en(s2_R0_en),
.s3_R0_en(s3_R0_en),
                                                                                            .opcode (opcode),
                                                                                            .s2_opcode(opcode_t'(out_instr[15:12])), // s2 and s3 \,
       adder pc_adder(
    .pc(PC_address),
                                                                                         instructions hold
            .offset(16'd2),
                                                                                            .s3_opcode(opcode_t'(s3_instruction[15:12])), // top 8 bits
                                                                                         of that instr
            .sum(PC_no_jump)
                                                                                            .rl(instruction[11:8]),
120
        //| Jump adder instantiation
                                                                                            .r2(instruction[7:4]),
                                                                                            .s2_r1(out_instr[11:8])
                                                                                            .s3_r1(s3_instruction[11:8]),
        adder jump_adder(
            .pc(PC_no_jump),
124
            .offset(offset_shifted),
                                                                                            .stall(stall)
            .sum(PC_jump)
        //| Memory Instantiations
                                                                                        //| Sign Extending unitw
        mem_program program_memory(
                                                                                        sign_extender sign_extend(
             .address(PC_address),
                                                                                             .offset_sel(offset_sel),
                                                                                         .input_value(instruction[11:0]), // 11:0 to handle all 3 different sized offsets.
            .data_out(instruction)
        reg_program_counter pc_reg(
                                                                                            .se_value(offset_se)
136
            .clk(clk),
            .rst(rst),
                                                                                        //| Shift Left Unit
            .halt_sys(halt_sys),
                                    // Control signal from main control
         to halt cpu
            .stall(stall),
140
                                     // Control signal from hazard unit
                                                                                        shift_one shift1(
         to stall for one cycle
                                                                                            .in(offset_se)
                                                                                            .out(offset_shifted)
            144
        );
                                                                                        //| Comparator
        mem_register register_file (
            .rst(rst),
148
            .clk(clk),
                                                                                        comparator cmp(
            .halt_sys(halt_sys),
                                                                                            .in1(cmp_a),
                                                                                            .in2(cmp b),
            .R0_read(R0_read),
            .ral(instruction[11:8]),
                                                                                            .cmp_result(cmp_result)
            .ra2(instruction[7:4]),
                                                                                244
            .write_en(s3_reg_wr || s3_mem2r),
                                                                                        //I Mux
            .Wile_en(s3_R0_en),
.Write_address(s3_instruction[11:8]), // r1 address
156
            .write data(s3 data),
                                                                                       mux #(
                                                                                            .SIZE(16),
160
            .rd1(R1_data),
                                                                                            .IS3WAY(0)
            .rd2(r2_data)
                                                                                        ) Mux0 (
        );
                                                                                            .sel(jmp),
                                                                                            .in1(PC_no_jump),
.in2(PC_jump),
164
        //| Main Control Unit
                                                                                          .in3(16'b0),
                                                                                            .out(PC_next)
        control_main Control_unit(
168
            .opcode (opcode) .
            .func(func_code),
                                                                                       //| Mux before comparator with R1
```

```
260
                                                                                           output types_pkg::uword instruction_out
                                                                                           import types_pkg::*;
             .SIZE(16),
             .IS3WAY(1)
                                                                                      20
                                                                                           logic [15:0] data_muxed;
                                                                                           .sel({haz[4], haz[5]}),
                                                                                           .in2(s2_alu[15:0]),
.in3(s3_data[15:0]),
                                                                                           assign instruction_out = instruction;
                                                                                           assign r1_data_out = r1_data;
assign opcode = opcode_t'(instruction[15:12]);
             .out (cmp_a)
         //| Mux before comparator with R2
                                                                                               .SIZE(16),
                                                                                                .IS3WAY(0)
276
        mux #(
                                                                                              ) mux9 (
            .SIZE(16),
                                                                                                 .sel(memc.mem2r),
                                                                                      36
             .IS3WAY(1)
                                                                                                  .in1(alu[15:0]),
        ) mux2 (
                                                                                                  .in2(mem_data),
280
             .sel({haz[6], haz[7]}),
                                                                                                  .in3(16'b0),
             .in1(r2_data),
                                                                                      40
                                                                                                  .out(data_muxed[15:0])
             .in2(s2_alu[31:16])
284
             .in3(s3 data[31:16]).
                                                                                              //| Main Memory
                                                                                      44
             .out(cmp_b)
        );
                                                                                             mem_main main_amemory(
                                                                                                  .rst(rst),
         //| Mux for R1_data
                                                                                                  .clk(clk),
                                                                                                   .halt_sys(halt_sys),
        mux #(
             .SIZE(16),
292
                                                                                                  .write_en(memc.memwr),
              .IS3WAY(1)
                                                                                                   .address(alu[15:0]),
                                                                                      52
         ) mux3 (
                                                                                                  .write data(r1 data),
             .sel({haz[10], haz[9]}), // mem2r
296
                                                                                                   .data_out (mem_data)
             .in1(R1_data),
.in2(s2_alu[15:0]),
             .in3(s3_data[15:0]),
                                                                                         endmodule
300
             .out(R1_data_muxed)
                                                                                                        ../source/Design/stage_three.sv
304
         //| Mux for ALU_a
                                                                                         module stage_two(
                                                                                                  input rst,
                                                                                                  input clk,
            .SIZE(16),
              .IS3WAY(1)
                                                                                                  input reg halt_sys,
        ) mux4 (
                                                                                                  input reg stall,
            .sel({haz[0], se_imm_a}),
                                                                                                  input types_pkg::memc_t in_memc,
             .in2(s3_data[15:0]),
312
                                                                                                  input alu_pkg::in_t in_alu,
           .in3(offset se),
                                                                                                  input alu_pkg::control_e alu_control,
input [15:0] in_R1_data,
             .out(alu_muxed.a)
                                                                                                  input in_R0_en,
                                                                                                  input wire [15:0] in_instr, input wire haz1,
         //| Mux for ALU_B
                                                                                      15
                                                                                                  input wire haz2, input wire haz8,
                                                                                                   input wire [31:0] s3_data,
        mux #(
                                                                                                  input wire in_reg_wr,
output reg out_reg_wr,
            .SIZE(16),
              .IS3WAY(1)
                                                                                                  output types_pkg::memc_t out_memc,
        ) mux5 (
                                                                                                  output reg [31:0] out_alu,
output reg [31:0] out_alu_result,
            .sel({immb, haz[3]}),
324
             .in1(r2_data),
.in2({12'd0, instruction[7:4]}),
.in3(s3_data[15:0]),
                                                                                      23
                                                                                                  output reg [15:0] out_R1_data,
                                                                                                  output reg out_R0_en,
output reg [15:0] out_instr
             .out(alu muxed.b)
                                                                                      27
        );
                                                                                            import alu_pkg::*;
                                                                                           import types_pkg::*;
    endmodule
                                                                                              control_e alucontrol;
                    ../source/Design/stage_one.sv
                                                                                              status_t alustat;
integer aluout;
reg [15:0] in_R1_data_muxed;
    module stage_three(
                                                                                              in_t alu_muxed;
        input wire input wire
                                                                                              assign out_alu_result = aluout;
//| Stage B flip flop
                                      rst.
         input types_pkg::uword instruction,
                                                                                      39
                 reg [31:0] alu,
types_pkg::memc_t
types_pkg::uword r1_data,
                          [31:0]
                                                                                              always_ff@ (posedge clk or posedge rst) begin: stage_B_flop
         input
         input
                                                                                      43
                                                                                                       out_memc
                                                                                                                          <= memc t'(2'd0);
                                                                                                                         <= memc_c
<= 32'd0;
<= 16'd0;
<= 1'd0;
                            r0_en,
halt_sys,
        input
                 wire
                                                                                                       out alu
                                                                                                       out_R1_data
                                                                                                       out_R0_en
                        [31:0] data,
                                                                                                                          <= 8'd0;
 12
                                                                                                       out instr
                                                                                                                                      // Top 8 bits of
        output req
        output types_pkg::uword r1_data_out,
output types_pkg::memc_t out_memc,
                                                                                                instruction // If rst is asserted, we want to clear the flops
    out_reg_wr <= 1'd0;</pre>
                                                                                                      out_reg_wr
                              out_r0_en,
        output reg
```

```
if (halt sys || stall) begin
                      // Stay the same value. System is halted.
                                        // Flop the input
                 else
                                       <= in_memc;
<= aluout;
<= in_R1_data_muxed;</pre>
                                                                                     38
                      out_alu
                      out_R1_data
                      out_R0_en
                                        <= in_R0_en;
59
                                        <= in_instr;
                      out instr
                                       <= in_reg_wr;
                      out reg wr
        end
63
                                                                                     46
             .SIZE(16),
             .IS3WAY(0)
67
            .sel(haz1),
             .in1(in_alu.a),
          .in2(s3_data[15:0]),
.in3(16'b0),
                                                                                     54
             .out(alu muxed.a)
75
                                                                                     58
            .SIZE(16),
             .IS3WAY(0)
             .in1(in_alu.b),
.in2(s3_data[15:0]),
83
          .in3(16'b0),
                                                                                     66
             .out(alu_muxed.b)
87
                                                                                     70
            .SIZE(16),
             .IS3WAY(0)
91
            .sel(haz8),
.inl(in_R1_data),
             .in2(s3_data[15:0]),
95
             .in3(16'b0).
            .out(in_R1_data_muxed)
        //| ALU instantiation
                                                                                     82
        alu main_alu(
103
                     (alu muxed),
                                                                                     86
            .in
             .control(alu_control),
             .stat (alustat),
            .out
                      (aluout)
    endmodule
```

../source/Design/stage_two.sv

```
input wire clk, input wire rst
     import types_pkg::*;
     import alu_pkg::*;
       //| Stage One
10
                        s1_R0_en;
       types_pkg::memc_t s1_memc;
                        s1_reg_wr;
       reg
                        halt_sys;
                        stall;
                        s1_alu_inputs;
                   s1 R1 data;
       uword
                  sl_instruction;
                   s2_instruction;
       control e
                       s1 alu control;
       //| Stage Two
memc_t s2_memc;
                        s2_reg_wr;
30
                        s3_reg_wr;
                 s3_memc;
```

```
s3_R1_data;
                s3_instruction;
  uword
           [31:0] s3_data;
  reg
                    s3 R0 en;
            s1_haz2;
  req
             s1_haz1;
           s1_haz8;
[31:0] s2_alu_result;
  wire
             s2_R1_data;
s3_alu;
  integer
  stage_one st1(
      .clk(clk),
       .rst(rst),
       .s3_data(s3_data),
       .s3_instruction(s3_instruction),
       .s2_R0_en(s1_R0_en),
       .s3_R0_en(s3_R0_en),
       .s2_alu(s2_alu_result),
      .memc(memc),
  .s3_reg_wr(s3_reg_wr),
.s3_mem2r(s3_memc.mem2r),
       //outputs
       .out_memc(s1_memc),
       .out_R1_data(s1_R1_data),
       .out rea wr(s2 rea wr).
       .halt_sys(halt_sys),
       .stall(stall),
       .out alu(s1 alu inputs).
       .out_haz1(s1_haz1),
      .out_haz2(s1_haz2),
.out_haz8(s1_haz8),
       .out_R0_en(s1_R0_en),
      .out_alu_ctrl(s1_alu_control),
.out_instr(s1_instruction)
stage_two st2(
      .rst(rst),
      .clk(clk),
       .halt_sys(halt_sys),
      .stall(stall),
      .in_alu(s1_alu_inputs),
.in_R1_data(s1_R1_data),
       .in_R0_en(s1_R0_en),
       .in instr(s1 instruction),
       .in_memc(s1_memc),
       .in_reg_wr(s2_reg_wr),
       .haz1(s1 haz1),
       .haz2(s1_haz2),
       .haz8(s1_haz8),
       .s3 data(s3 data),
       .alu_control(s1_alu_control),
       .out reg wr(s3 reg wr),
       .out_memc(s2_memc),
       .out_alu_result(s2_alu_result), // for reg forwarding
.out_alu(s3_alu),
       .out_R1_data(s2_R1_data),
       .out_R0_en(s3_R0_en),
.out_instr(s2_instruction)
  stage_three st3(
      .clk(clk),
       .rst(rst),
  .instruction(s2 instruction).
      .r1_data(s2_R1_data),
  .halt_sys(halt_sys),
      .alu(s3_alu),
       .out_memc(s3_memc),
       .r0_en(s3_R0_en),
       .instruction_out(s3_instruction),
       .out r0 en().
       .rl_data_out(s3_R1_data),
       .data(s3_data)
```

../source/Design/top.sv

```
UNKNOWN
                                = 2'b11
        } result t;
13
        typedef enum logic[3:0]{
                                                                                       50
            ARITHM = 4'b0000,
LW = 4'b1000,
            SW
                          = 4'b1011.
                           = 4'b0100,
            BLT
                          = 4'b0101,
             BGT
                          = 4'b0110.
            BE
                           = 4'b1100,
            JMP
21
            HALT
                          = 4'b1111
                                                                                       58
        } opcode_t;
        typedef enum logic[1:0]{
25
            NONE
                       = 2'b00,
= 2'b01,
            FOURBIT
            EIGHTBIT = 2'b10,
TWELVEBIT = 2'b11
29
        // Status flags for ALU
       // sign asserted when positive typedef struct{
                                                                                      70
33
            logic memwr;
            logic mem2r;
        ) memc t:
   endpackage
```

../source/Design/types_pkg.sv

VI. VERIFICATION SOURCE CODE

```
import alu_pkg::*;
    import types_pkg::*;
    //'define VERBOSE
    task static print_alu_state(string ident, integer result, control_e
         control, in_t in, integer out, status_t stat, reg ov);
case(control)
           default :begin
  $display("%s -
                                  -- time %4d - op: %s", ident, $time(),
           control.name);
           $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b",
stat.sign, stat.overflow, stat.zero, result[15], ov,
           !(|result));
    $display("%11d - %b", in.a,in.a);
    $display("%11d - %b", in.b,in.b);
               $display("===
               $display("%11d - %b <-- result", signed'(out[15:0]),
           out[15:0]);
           $display("%11d - %b <-- expected \n",
signed'(result[15:0]), result[15:0]);</pre>
14
            MULT: begin
               $display("%s -- time %4d - op: %s", ident, $time(),
18
           control.name);
               $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b",
            stat.sign, stat.overflow, stat.zero, result[31], ov,
            !(|result));
               $\frac{1}{3};
$\display("\frac{1}{3}11d - \frac{1}{3}b", in.a,in.a);
$\display("\frac{1}{3}11d - \frac{1}{3}b", in.b,in.b);
$\frac{1}{3}$
               $display("==
              %display("%11d - %b <-- result", out[31:0], out[31:0]);
$display("%11d - %b <-- expected \n", result[31:0],
           result[31:0]);
26
               $display("%s -- time %4d - op: %s", ident, $time(),
           control.name);
   $display("s:\b o:\b, z:\b -- Expected: s:\b o:\b, z:\b",
            stat.sign, stat.overflow, stat.zero, result[15], ov,
            !(|result));
              $display("%11d - %b", in.a,in.a);
$display("%11d - %b", in.b,in.b);
30
              $display("=====");
$display("%11d - %b <-- result", out[15:0], out[15:0]);
$display("%11d - %b <-- expected \n", result[15:0],</pre>
           result[15:0]);
           end
         endcase
    endtask
    function automatic check_alu_outputs(
         status t stat,
         control_e control,
42
         in t
                    in.
         integer out
```

reg ov;

```
reg signed [15:0] tarith;
                                                  failure_count = 0;
                  integer
                                      OR : result = {16'b0,in.a | in.b};

AND : result = {16'b0,in.a & in.b};

MULT: result = in.a * in.b;

ROL : result = {16'b0,((in.a, in.a) <<< in.b)};

ROR : result = {16'b0,((in.a, in.a) >>> in.b)};
                                       ROR: result = {16'b0, ({\lambda}, \lambda, 
                                        DIV : begin
                                                 if(in.b != 0) begin
                                                      result[15:0] = in.a / in.b;
result[31:16] = in.a % in.b;
                                            else begin
  result = 32'b0;
                                      end
                               endcase
                       case (control)
                                      OR : ov = 0;
AND : ov = 0;
                                        MULT: ov = 0;
                                        ROL : ov = 0;
                                        ROR : ov = 0;
                                        SHL : ov = 0;
                                        SHR : ov = 0;
                                        SUB : {ov,tarith} = {in.a - in.b};
                                        ADD : {ov,tarith} = {in.a + in.b};
82
                                       DIV : ov = 0;
                               endcase
            simsign = (control == MULT) ? result[31] : result[15];
                 if((stat.sign != simsign) && !stat.overflow) begin
    print_alu_state("Sign Flag FAILURE", result, control, in,
                      out, stat, ov);
                            failure_count++;
90
                   'ifdef VERBOSE
                  else
                           print_alu_state("Sign Flag SUCCESS", result, control, in,
                  out, stat, ov);
'endif
                  if((stat.overflow != ov) && !control[1]) begin
                           print_alu_state("Overflow Flag FAILURE", result, control,
                      in, out, stat, ov);
                            failure_count++;
                    'ifdef VERBOSE
                  else
                           print_alu_state("Overflow Flag SUCCESS", result, control,
                   in, out, stat, ov);
'endif
                  if((stat.zero && |out)&& !stat.overflow) begin
    print_alu_state("Zero Flag FAILURE", result, control, in,
                      out, stat, ov);
                            failure_count++;
                   'ifdef VERBOSE
                  else
                            print_alu_state("Zero Flag SUCCESS", result, control, in,
                     out, stat, ov);
                 if((result != out)&& (!stat.overflow)) begin
    print_alu_state("ALU FAILURE", result, control, in, out,
                       stat, ov);
                            failure count++:
                  end
                    'ifdef VERBOSE
                 else
                            print_alu_state("ALU SUCCESS", result, control, in, out,
                      stat, ov);
                    'endif
                  return failure_count;
       endfunction
26 class alu stim:
            rand alu_pkg::control_e control;
                                                      word_16
                  rand
                                                       word 16
                  constraint limits{
                          a <= 2;
                            b <= 2;
```

integer

result;

```
b != 0;
138
        function r();
          randomize();
    endclass
    module alu_tb();
146
        import alu_pkg::*;
        alu_pkg::control_e
                                 control;
                                   stat;
         status_t
        integer
                                    alu_output;
                        errors = 0;
      integer
                        testiterations = 10000;
154
        integer
                          successes = 0;
         alu main_alu(
             .in
             .in (alu_input),
.control(control),
                                                                                       66
158
             .stat (stat),
             .out
                       (alu output)
162
      initial begin
            alu_stim as = new;
           for(int i = 0; i < testiterations; i++) begin</pre>
166
               as.r();
control = as.control;
               alu_input.a = as.a;
170
               alu_input.b = as.b;
               #1 errors += check_alu_outputs(stat, control, alu_input,
          alu_output);
                                                                                        82
174
        successes = testiterations-errors;
        $display("\n");
$display("======
        %display("Pass - %5d Passes", successes);
$display("Pass - %5d Failures", errors);
$display(" Percentage Pass: %3d",
178
          (successes/testiterations) *100);
        $display("==
      end
    endmodule
                         ../source/Verif/alu_tb.sv
                                                                                       94
```

```
import alu_pkg::*;
   import types_pkg::*;
     'define VERBOSE
   class reg stim;
      rand logic
                   [15:0] memory_test_data;
      rand logic
                      halt;
      rand logic
                   [3:0] address;
                                                                          106
10
      function r();
        randomize();
      endfunction
      function [15:0] get_data();
        return memory test data;
    function get_halt();
      return halt;
    endfunction
    function [3:0] get_address();
      return address:
    endfunction
   module register tb();
       import alu_pkg::*;
                                                                           122
30
                 testiterations = 10000;
      integer
                  successes:
      logic [15:0] test_reg[31:0];
       logic
                                                                           130
38
       logic
                        halt sys;
       logic
                        R0 read:
                [3:0]
       logic
                        ral;
                [3:0]
      logic
                        write_en;
```

```
[3:0]
                       write address;
              [31:0] write_data;
             [15:0] rd1;
            [15:0] rd2;
   logic [15:0] test_data[31:0];
   mem register dut(.*);
   reg_stim as = new;
initial forever clk = #1 !clk;
 initial begin
        test_reg = '{default:0};
        rst = '0;
clk = '0;
        halt_sys = '0;
        R0_read = '0;
        ra1 = '0;
ra2 = '0;
        write_en = '0;
R0_en = '0;
        write_address = '{default:0};
        write_data = '0;
test_data = '{default:0};
         $readmemh("source/Verif/register_memory_blank.hex",
     dut.zregisters);
        #2 rst = 1;
#2 rst = 0;
        write en = 1;
         // load memory with test data
      for(int i = 0; i < 16; i++) begin
              as.r();
              test_data[i] = as.get_data();
  write_data = as.get_data();
  write_address = i;
        end
        write_en = 0;
      #2;
      for(int i = 0; i < 16; i++) begin
             if(test_data[i] != dut.registers[i])
$display("Fail Write! Address: %d ---
                                                        -- data ex: %h rec:
     %h", i, test_data[i], dut.registers[i]);
    //|check stalling mechanism
    halt_sys = 1;
       // try to overwrite data with 1s
      for(int i = 0; i < 16; i++) begin
               write_data = 16'b1;
                write address = i;
        halt_sys = 0;
         // read back test data
         for (int i = 0; i < 16; i++) begin
             if(test_data[i] != rd1)
   $display("Fail RD1! Address: %d -- data ex: %h rec:
     %h", i, test_data[i], rd1);
            else
$display("Success! RD1! Address: %d -- data ex: %h
     rec: %h", i, test_data[i], rd1);
     Sdisplay("Fail RD2! Address: %d -- data ex: %h rec: %h", i, test_data[i], rd1);
            $display("Success! RD1! Address: %d -- data ex: %h rec:
     %h", i, test_data[i], rd1);
          ra1 = i + 1;
    //check r0 write
   write_address = 10;
write_data = 32'h555555;
    write_en = 1;
    R0_en = 1;
        if(dut.registers[0] != 16'h55)
  $display("Fail R0! Address: %d -- data ex: %h rec: %h",
     0, 16'h55, dut.registers[0]);
        R0_read = 1;
        if (rd1 != 16'h55)
           $display("Fail read RO! Address: %d -- data ex: %h rec:
      %h", 0, 16'h55, rd1);
```

```
#1 R0_read = 0;
#2;
138 $finish;
end
endmodule
```

../source/Verif/register_tb.sv

```
// 'define VERBOSE //Prints information about test success,
        otherwise only
                        /
//failing checks will print information
   // 'define BOUNDED_INPUTS //limits magnitutde of ALU inputs
   module system_tb();
       import alu_pkg::*;
       import types_pkg::*;
       import tb utils pkg::*;
       import tb_class_def::*;
                             testiteration = 0;
       integer
16
     reg [15:0]register_temp[4:0];
       logic clock = 0;
       logic reset = 0;
     uword memcheck:
     uword memcheck2;
       top dut (
           .clk(clock),
                                                                                108
            .rst(reset)
28
     SimPhase_e SimPhase;
initial #4 forever #1 clock = ~clock;
       initial begin
           //| system wide reset
                                                                                116
            $xzcheckoff;
            $vcdpluson; //make that dve database
            $vcdplusmemon;
       #1 SimPhase = RESET;
       reset = 1;
#1 $xzcheckon;
40
       #8 reset = 0;
       $readmemh("source/Verif/program_memory_blank.hex",
       dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
        dut.st1.register_file.zregisters);
       #1 SimPhase = IDLE;
    reset = 1;
48
            #1 reset = 0;
       #19
52
       $readmemh("source/Verif/haz0.hex",
         dut.st1.program_memory.memory);
       $readmemh("source/Verif/register memory blank.hex",
        dut.stl.register_file.zregisters);
       SimPhase = HAZO;
56
           reset = 1;
#1 reset = 0;
                                                                                136
60
       $readmemh("source/Verif/haz1.hex",
       dut.st1.program_memory.memory);
$readmemh("source/Verif/register_
                                             emory_blank.hex",
       dut.st1.register_file.zregisters);
SimPhase = HAZ1;
64
           reset = 1;
#1 reset = 0;
68
       $readmemh("source/Verif/haz2.hex",
                                                                                48
        {\tt dut.st1.program\_memory.memory)};
       $readmemh("source/Verif/register_memory_blank.hex",
        dut.st1.register_file.zregisters);
       SimPhase = HAZ2;
           reset = 1;
#1 reset = 0;
       $readmemh("source/Verif/haz3.hex",
        dut.st1.program_memory.memory);
```

```
$readmemh("source/Verif/register_memory_blank.hex",
dut.stl.register_file.zregisters);
     reset = 1;
#1 reset = 0;
#19
$readmemh("source/Verif/haz4.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
  dut.st1.register_file.zregisters);
SimPhase = HAZ4;
reset = 1;
     #1 reset = 0;
#19
$readmemh("source/Verif/haz5.hex",
 dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
 dut.st1.register_file.zregisters);
SimPhase = HAZ5;
     reset = 1;
#1 reset = 0;
$readmemh("source/Verif/haz6.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_m
dut.st1.register_file.zregisters);
SimPhase = HAZ6;
        reset = 1;
     #1 reset = 0;
#19
$readmemh("source/Verif/haz7.hex",
 dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
 dut.st1.register_file.zregisters);
SimPhase = HAZ7;
       reset = 1;
     #1 reset = 0;
$readmemh("source/Verif/haz8.hex".
 dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
  dut.stl.register_file.zregisters);
SimPhase = HAZ8;
     reset = 1;
#1 reset = 0;
#19
$readmemh("source/Verif/haz9.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
 dut.st1.register_file.zregisters);
SimPhase = HAZ9;
reset = 1;
     #1 reset = 0;
$readmemh("source/Verif/haz10.hex",
 dut.st1.program_memory.memory);
$readmemh("source/Verif/register memory blank.hex",
 dut.st1.register_file.zregisters);
SimPhase = HAZ10;
        reset = 1;
     #1 reset = 0;
#19
$readmemh("source/Verif/stall.hex",
dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory_blank.hex",
dut.st1.register_file.zregisters);
SimPhase = STALL;
        reset = 1;
     #1 reset = 0;
#19
//| official test program
SimPhase = FULLTEST;
$readmemh("source/Verif/program_memory.hex",
 dut.st1.program_memory.memory);
$readmemh("source/Verif/register_memory.hex",
  dut.stl.register_file.zregisters);
$readmemh("source/Verif/main_memory.hex",
 dut.st3.main_memory.shadow_memory);
#1 reset = 0;
     #1 reset = 1;
```

```
156
               #1 reset = 0;
            memcheck = {dut.st3.main_memory.memory[0],
            dut.st3.main_memory.memory[1];
memcheck2 = {dut.st3.main_memory.memory[2],
            dut.st3.main_memory.memory[3]);
               if (memcheck != 32'h2bcd) $display("check FAILED! memory[0]
            value = %h expected 2BCD", memcheck);
else $display("Memory check Passed! memory[0] value = %h
                                                                                                    26
            expected 2bcd", memcheck);
164
               if (memcheck2 != 32'h579A) $display("check FAILED!
                                                                                                    30
            memory[2] value = %h expected 579A", memcheck2);
else $display("Memory check Passed! memory[2] value = %h
expected 579a", memcheck2);
                                                                                                    34
               $finish;
     endmodule
```

../source/Verif/system_tb.sv

```
This package contains class definitions for out test benches.
   package tb_class_def;
       import alu_pkg::*;
       // ALU test bench class.
15
       // PC register test bench class.
                                                                                  54
19
       class reg_program_counter_checker;
                                                                                  58
                                      DUT_output;
                          [15:0]
                                      clk;
23
                                      rst:
                                                                                  62
           rand
                         logic[15:0] test_address;
           rand
                         logic
logic
                                        test halt;
                                       test_stall;
                                                                                  66
           // function new (
// reg_program_counter pc_DUT(
                       .clk(clk)
                        .rst (rst)
                        .halt_sys(test_halt) // Control signal from
        main control to halt cpu
// .stall(test_halt)
hazard unit to stall for one cycle
                                                 // Control signal from
                        .in address(test address) // Next PC address
                                                                                  78
                        .out address(DUT output)
                  );
43
                                                                                  82
            // endfunction
       endclass
```

../source/Verif/tb_class_def.sv

```
rand alu_pkg::control_e control;
    rand
          integer a;
integer b;
    rand
    'ifdef BOUNDED_INPUTS
    constraint limits{
      a <= 2;
        a >= -2;
        b <= 2;
    function automatic in_t get_random_alu_input();
         // randomize();
        out.a = this.a;
        out.b = this.b;
        return out;
    endfunction
    // task print_alu_state(string ident);
           $display("%s -- time %4d - op: %s", ident, $time(),
 control.name);
 // $display("s:%b o:%b, z:%b -- Expected: s:%b o:%b, z:%b", stat.sign, stat.overflow, stat.zero, result[16], ov,
 !(|result));
            $display("%11d - %b <-- result", out, out);
$display("%11d - %b <-- expected \n", result,</pre>
    // function check_alu_outputs;
            integer failure_count = 0;
            case(control)
                ADD: result = a + b;
                SUB: result = a + b;
OR: result = a - b;
AND: result = a \mid b;
            endcase
            ov = (result[17]^result[15]); //If [33:31] of
  32bit+32bit additions don't match there has been an overflow
            if((stat.sign != result[17]) && !stat.overflow) begin
                print_alu_state("Sign Flag FAILURE");
                 failure_count++;
            'ifdef VERBOSE
            else
                print_alu_state("Sign Flag SUCCESS");
            if((stat.overflow != ov) && !control[1]) begin
                print_alu_state("Overflow Flag FAILURE");
                failure_count++;
            'ifdef VERBOSE
            else
                 print_alu_state("Overflow Flag SUCCESS");
            if((stat.zero && |out)&& !stat.overflow) begin
                 print_alu_state("Zero Flag FAILURE");
                failure count++;
            end
'ifdef VERBOSE
            else
                 print_alu_state("Zero Flag SUCCESS");
            // if((result != out)&& (!stat.overflow)) begin
// print_alu_state("ALU FAILURE");
// failure_count++;
            // end
'ifdef VERBOSE
            print_alu_state("ALU SUCCESS");
'endif
            return failure_count;
    // endfunction
endclass
```

../source/Verif/tb_utils_pkg.sv

VII. BUILD SCRIPTS AND UTILITIES

```
#! /bin/bash
  # $runsim [top level design file][top module name]
  # Three step VCS flow as described in Synopsys user guide. Uses
       implicit configuration
  # which allows unknown modules to be automatically resolved. See
       individual command
  # comments for details. An important caveat of implicit
       configuration is packages and
  # interfaces are not resolved by this algorithm.
  # coverage analysis is enabled. Results can be viewed by running:
       dve -cov -dir simv.vdb/
  # Command to run DVE: dve -vpd vcdplus.vpd
  export VCS_LIC_EXPIRE_WARNING=1 #removes license warning
  mkdir logs lib #VCS will not create it's output directories if they
    don't exist
  echo
  echo
  echo
                RUNNING Vlogan
       echo
  # Explanation of Command Line Flags:
    -sverilog
               : Because everyone knows it's the bext verilog
  # -nc
                : suppress Synopsys copyright message at beginning
       of log
  # +lint=all
               : display all lint checks for code quality (noVCDE
      suppress messages about compiler directives)
arn=all : always pay attention to warnings, they're there
  # +warn=all
       for a reason.
  # -1 <path>
               : vlogan will direct it's output messages to this
       file
  wont be resolved)

VCS will then search the -y directory for missing
32
       modules in file names
             that have the module name with one of the libext
       extentions
              : library directories VCS will search when looking
  for unresolved modules
# $PWD/source/$1 : top level file for compilation
  vlogan -f vlogan_args.list
  if [ $? -ne 0 ]; then
      echo "Vlogan analysis failed"
     exit 1:
40
  echo
  echo
                          echo
                RUNNING VCS
  echo
       echo
  # Explanation of Command Line Flags:
  # -cm fsm+line+tgl+branch : Enables coverage metrics which tells
       what parts of the code have been exercised
                         : FSM - Which states of finite state
       machines have been used
                         : line - which lines of code have been
       used by test run
                         : tgl - records which signals have been
       toggled in test rub
56
                         : branch - which parts of if branches
       have been taken (superfluous with line?)
             : enables post process debug utilities
  # -notice
                         : REALLY verbose messages
  vcs -file VCS_args.list $1
60
  if [ $? -ne 0 ]; then
     echo "VCS elaboration failed"
     exit 1;
64
  echo
  echo
       echo
                 RUNNING Simulation
       echo
```

../runsim.sh

```
-sverilog
  +v2k
  +lint=all,noVCDE
  +warn=all
10 -1 $PWD/logs/vlogan.log
  +libext+.sv+.v
14 //search directories
  -y $PWD/source/Design
  -v $PWD/source/Verif
  //packages that must be explicitly compiled(VCS implicit config
       isnt smart enough yet)
   //Design packages
  $PWD/source/Design/alu_pkg.sv
  $PWD/source/Design/types_pkg.sv
   /Verif packages
  $PWD/source/Verif/tb_utils_pkg.sv
  $PWD/source/Verif/tb class def.sv
   //Top level files
  $PWD/source/Verif/system tb.sv
  $PWD/source/Verif/alu_tb.sv
  $PWD/source/Verif/register_tb.sv
```

../vlogan_args.list

```
1 -PP -debug_all
-cm fsm+line+tgl+branch
5 +vcs+initreg+random
-sverilog
9 -notice
-xzcheck nofalseneg
13 +lint=all
++ //-race
17 -q
++
-1 $PWD/logs/VCS.log
```

../VCS_args.list