



LE PROCESSEUR HOMADE

Fpga 3D

New 3D technologies arriving

2,5D FPGA: virtex 7

New reconfigurable path could become parallel between 2 dies

Modele of computation has to be ready for that!!!





Figure 2. Tabula's approach splits the logic into one or more folds. Each fold runs for one clock cycle, and the FPGA layout changes each cycle. Data in registers and "time vias" will be passed between folds. A time via is a transparent latch for each interconnect, allowing data from any LUT output to be used by logic within a fold or the next fold. The last fold feeds the first fold. Maximum clock frequency is 1.6 GHz.

Modèle de calcul


- **Model of computation**
 - => **Hardware programming**
 - => **Software programming**
- **Parallel hardware when you need it!**
 - => **Partial reconfiguration must be parallel**
- **Dynamicity + complexity**
 - => **Verifications**




Le cœur Homade

- UltraRISC processor
 - 11 instructions
- It can do nothing alone
- You can add 2048 IPs for your needs


Smaller = Bigger




VHDL Pieces of code



Ready to run...




Dynamic reconfiguration of IP




Toward MSPMD model of computation and architecture


- Predefined instructions
 - NewIP / DelIP
 - Call SPMD / ORTREE
- MSPMD ex:
 - On Red -- IP ON
 - NewIP #1
 - SPMD #1
 - On black
 - NewIP #2
 - SPMD #2
 - On all
 - ORTREE




6 x 4 Homades + Master Homade LEGO prototype




On Red ; NewIP #1




Thanks
to 3D



SPMD #1




On Black ; NewIP #2, SPMD #2




This is Multi-SPMD execution!!


Homade sous ISE




Inside nexys2 ou 3



Le cœur Homade




La structure Homade






1101





Le jeu d'instructions


- Toutes les instructions sont codées sur des mots de 16 bits
- instructions étendues : 3 mots de 16 bits
 - Elles sont alignées sur des mots de 64 bits



- L'instruction de remplissage est codée `'1_11_11_1_1111111111'`

Instruction IP

- Son format sur 16 bits :




- XX : Pop 0, 1, 2 ou 3 valeurs retirées de la pile vers l'IP
- YY : Push 0, 1, 2 ou 3 valeurs envoyées par l'IP sur la pile
- S :
 - '0' indique un IP qui s'exécute en moins d'un cycle : Short_IP.
 - '1' signifie que l'IP s'exécute sur plus de 1 cycle : Long_IP. signal IPdone est déclenché par l'IP pour signaler la fin d'exécution.
- I I I I I I I I I I : sur 10 bits, le numéro de l'Ip à déclencher. On a donc 1024 IP en un cycle et 1024 IP en plus de un cycle.


Pop 0
push 0




1 0




20



30




01




1 1




21




3 1



Pop 0
push 2




1 2




2 2




3 2





Pop 0
push 3



13



23



3 3



SECRET

- 


[illegible]

-

[illegible]


Les littéraux

- LIT permet de manipuler des nombres en complément à deux sur 12 bits.




- Plusieurs LIT de suite avec des decalages et AND logique permettent de construire des mots de plus de 12 bits : il faut instancier l'IP!!

- 



- ▣ Adresse de début 'IIIIIIIIIIoooo' sur 16 bits




Un programme en ROM

```
13 architecture rom_io of Prom64 is
14 type rom_array is array (NATURAL range <>) of std_logic_vector ( 63 downto 0 ) ;
15 constant rom : rom_array := (
16
17   x"0C00_0000_0010_200F",--0
18   x"A402_8804_8003_1400",--4
19   x"A002_22ff_2fff_C83E",--8
20   x"A401_1400_FFFF_FFFF",--C
21   x"200A_A007_8806_8007",--10
22   x"2008_C82C_200A_A007",--14
23   x"B008_8806_8007_C826",--18
24   x"1000_0000_0008_8806",--1C
25   x"A823_B008_0BF5_A000",--20
26   x"A000_8806_A823_B008",--24
27   x"0BE9_A000_1E00_FFFF"--28
28
29 );
```



Un assembleur post fixé

- o la Forth
 - On utilise Forth pour écrire du Homade
 - Installation de GNU Forth
 - Un fichier de configuration
 - Un fichier de code asm Homade
 - Produit le code VHDL pour la ROM
- 

La syntaxe de l'assembleur

- Homadeasm :=
 <ID_list>
 Program
 [[<function_decl_list>] begin]
 <instruction_list>
 endprogram
- ID_list := VARIABLE <id_Function>
- function_decl := <id_Function> FUNCTION
 <instruction_list>
 RETURN

Suite

- instruction := <id_Function> CALL !
 <IP_16_BITS> !
 IF <instruction_list>
 [ELSE <instruction_list>]
 ENDIF !
 REPEAT <instruction_list> {AGAIN !UNTIL }!
 DO <instruction_list> LOOP !
 <Hexa_constant> BR !
 <Hexa_constant> BNZ !
 <Hexa_constant> BZ !
 <Hexa_constant> BA !
 HLT !
 NILL !
 NOP !
 <Hexa_constant> LIT



Examples

variable read

program

read function

f lit

waitbtnPush

return

begin

repeat

read call

.....

again

hlt

endprogram

