LE PROCESSEUR HOMADE

Fpga 3D

New 3D technologies arriving 2,5D FPGA: virtex 7

New reconfigurable path could become parallel between 2 dies

Modele of computation has to be ready for that!!!




Figure 2. Tabula's approach splits the logic into one or more folds. Each fold runs for one clock cycle, and the FPGA layout changes each cycle. Data in registers and "time vias" will be passed between folds. A time via is a transparent latch for each interconnect, allowing data from any LUT output to be used by logic within a fold or the next fold. The last fold feeds the first fold. Maximum clock frequency is 1.6 GHz.

Modèle de calcul

Model of computation

=> Hardware
programming
=> Software
progamming

Parallel hardware when you need it!

=>Partial reconfiguration must be parallel

Dynamicity + complexityVerifications




21


Le cœur Homade

- UltraRISC processor
 - 11 instructions
- It can do nothing alone
- You can add 2048 IPs for your needs


Smaller = Bigger




VHDL Pieces of code



Ready to run...



Dynamic reconfiguration of IP



Toward MSPMD model of computation and architecture

instructions

- NewIP / DelIP
- Call SPMD / ORTREE

MSPMD ex:

On Red -- IP ON

NewIP#1

SPMD #1


On black

NewIP #2


SPMD #2


On all

ORTREE




6 x 4 Homades + Master Homade LEGO prototype






SPMD #1




On Black; NewIP #2, SPMD #2




This is Multi-SPMD execution!!


Homade sous ISE




Inside nexys2 ou 3




Le cœur Homade




La structure Homade




Le HSU



La stack




Avec nos Ips!!!



Le jeu d'instructions

- Toutes les instructions sont codées sur des mots de 16 bits
- instructions étendues : 3 mots de 16 bits
 - Elles sont alignées sur des mots de 64 bits



L'instruction de remplissage est codée
 '1_11_11_11111111'

Instruction IP


Son format sur 16 bits :





- XX : Pop o, 1, 2 ou 3 valeurs retirées de la pile vers l'IP
- YY: Push o, 1, 2 ou 3 valeurs envoyées par l'IP sur la pile
- **S**:
 - ' o' indique un IP qui s'exécute en moins d'un cycle : Short_IP.
 - '1' signifie que l'IP s'exécute sur plus de 1 cycle : Long_IP. signal IPdone est déclenché par l'IP pour signaler la fin d'exécution.
- IIIIIIIII : sur 10 bits, le numéro de l'Ip à déclencher. On a donc 1024 IP en un cycle et 1024 IP en plus de un cycle.


Pop 0 push 0



























Pop 0 push 2













Pop 0 push 3









Le contrôle de flot

Branchement relatif BR

10 bits pour le déplacement.
Ce déplacement est un entier en complément à deux qui s'ajoute à la valeur du compteur ordinal pointant sur cette instruction de branchement



Branchement relatif si Zero BZ




Branchement relatif si Non Zero BNZ




Branchement absolu

 range la valeur codées sur les deux mots de 16 bits suivants dans le CO



Instruction Call


 Idem que BRA, mémorise l'adresse de retour dans l'entity mémoire



 Return permet le retour d'appel de procédure par restauration du compteur ordinal



 Halt permet d'arréter le processeur dans l'état courant



Les litéraux

 LIT permet de manipuler des nombres en complément à deux sur 12 bits.




 Plusieurs LIT de suite avec des decalages et AND logique permettent de construire des mots de plus de 12 bits : il faut instancier l'IP!!

Gestion du parallélisme

 SPMD déclenche un programme sur tous les Homade connectés à une adresse explicite



- Adresse de début 'IIIIIIIIIIIIoooo' sur 16 bits
- Wait : barrière de synchro entre tous les Homade connectés



Un programme en ROM

```
architecture rom io of Prom64 is
13
    type rom array is array (NATURAL range <>) of std logic vector ( 63 downto 0 );
14
15
    constant rom : rom array := (
16
   x"0C00 0000 0010 200F",--0
17
   x"A402 8804 8003 1400",--4
18
   x"A002 22ff 2fff C83E", --8
19
   x"A401 1400 FFFF FFFF",--C
20
   x"200A A007 8806 8007",--10
21
22 x"2008 C82C 200A A007", --14
    x"B008 8806 8007 C826",--18
23
    x"1000 0000 0008 8806",--1C
24
   x"A823 B008 OBF5 A000",--20
25
    x"A000 8806 A823 B008",--24
26
27
    x"0BE9 A000 1E00 FFFF"--28
28
29
    );
```

Un assembleur post fixé

- o la Forth
- On utlise Forth pour écrire du Homade
- Installation de GNU Forth
- Un fichier de configuration
- Un fichier de code asm Homade
- Produit le code VHDL pour la ROM

La syntaxe de l'assembleur

- ID_list:= VARIABLE <id_Function>

Suite

```
instruction := <id_Function> CALL!
 <IP 16 BITS>!
 IF < instruction list>
     [ELSE < instruction_list > ]
     ENDIF!
 REPEAT < instruction_list > {AGAIN !UNTIL }!
 DO < instruction_list > LOOP!
 <Hexa_constant> BR !
 <Hexa_constant> BNZ !
 <Hexa_constant> BZ !
 < Hexa constant > BA!
 HLT!
 NILL!
 NOP!
 <Hexa_constant> LIT
```

Exemples

```
variable read
program
read function
        flit
        waitbtnPush
return
begin
repeat
        read call
again
hlt
endprogram
```