



LAB 0X02



Pulse generator

@ every clock
counter ()

out = ticks == counter




Q	d
0	1
1	2
2	3
3	0

SLT (Standard less than)

$a < b$

if $a - b$ is negative, then $a < b$
so, breaking into subproblems



How to eliminate edge cases

$$\begin{array}{cccccccc} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ - & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} = + 0 0 0 0 0 0 0 1 \rightarrow \text{overflow, but they are equal}$$


$$\begin{array}{cccccccc} 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ - & 1 & 1 & 1 & 1 & 1 & 1 & 0 \end{array} \quad \text{c.out}$$

$$\begin{array}{ccc} 0 & 0 & 0 \\ - & 1 & 0 & 0 \end{array} = + 1 & 0 & 0$$

what does c.out mean in subtraction?

c.out happens if $a - b$ is very negative

Triangle wavegen



FSM implementation

PWM

ideally, $duty = \frac{duty}{count_size}$

