


TEMPER LCR REV F — FABRICATION NOTES

1. Board 100.00 x 100.00 mm, 4 layers, 1.6 mm finished. FR-4, TG 135-140.
2. Stackup JLC04161H-7628: F.Cu 1 oz | 7628 prepreg | In1.Cu 0.5 oz GND plane | core | In2.Cu 0.5 oz signals + GND pour | 7628 prepreg | B.Cu 1 oz signals + GND pour.
3. Finish ENIG. Solder mask both sides; silkscreen top only (bottom intentionally empty).
4. Vias: every drill 0.30 mm. Covering "Plugged" (JLC default); do NOT order POFV. Exposed-pad thermal vias in U1, U11, U12, U13, U14: plugged from the bottom only, top lands left clean and open under paste. No other via touches an SMT land.
5. Drill summary (461 holes; drill files temper-lcr-PTH.drl / -NPTH.drl govern):

vias	36 x 0.30 mm drill, 0.45 mm pad
vias	27 x 0.30 mm drill, 0.55 mm pad
vias	362 x 0.30 mm drill, 0.60 mm pad
PTH	2 x 0.60 x 1.40 mm slot
PTH	2 x 0.60 x 1.70 mm slot
PTH	6 x 1.00 mm
PTH	4 x 1.20 mm
PTH	16 x 1.40 mm
NPTH	2 x 0.60 mm
NPTH	4 x 3.20 mm

6. Panel: edge rails added by JLCPCB, V-cut on the LEFT and RIGHT edges only. No rail on the front (BNC, y = top in this view) edge or the back edge.
7. Overhang: BNC J3, J7, J8, J9 reach 18.5 mm past the front edge (hand-fitted after reflow); J1 USB-C shell 0.2 mm past the left edge, >= 0.9 mm above the board.
8. Minimum track / space 0.15 / 0.15 mm; minimum via ring 0.075 mm; copper to edge >= 0.4 mm.
9. Origin (0, 0) at the lower-left board corner for Gerber, drill and placement files.