

# Contents

<b>Preface</b> .....	xix
Features .....	xx
Online Supplements .....	xxi
How to Use the Software Tools in a Course.....	xxii
Labs .....	xxiii
RVfpga.....	xxiii
Bugs .....	xxiv
Acknowledgments.....	xxiv
<b>About the Authors</b> .....	xxv
<b>Chapter 1 From Zero to One</b> .....	1
1.1 The Game Plan .....	1
1.2 The Art of Managing Complexity.....	2
1.2.1 <i>Abstraction</i> .....	2
1.2.2 <i>Discipline</i> .....	3
1.2.3 <i>The Three -Y's</i> .....	4
1.3 The Digital Abstraction.....	5
1.4 Number Systems .....	7
1.4.1 <i>Decimal Numbers</i> .....	7
1.4.2 <i>Binary Numbers</i> .....	7
1.4.3 <i>Hexadecimal Numbers</i> .....	9
1.4.4 <i>Bytes, Nibbles, and All That Jazz</i> .....	11
1.4.5 <i>Binary Addition</i> .....	12
1.4.6 <i>Signed Binary Numbers</i> .....	13
1.5 Logic Gates.....	17
1.5.1 <i>NOT Gate</i> .....	18
1.5.2 <i>Buffer</i> .....	18
1.5.3 <i>AND Gate</i> .....	18
1.5.4 <i>OR Gate</i> .....	19
1.5.5 <i>Other Two-Input Gates</i> .....	19
1.5.6 <i>Multiple-Input Gates</i> .....	19
1.6 Beneath the Digital Abstraction.....	20
1.6.1 <i>Supply Voltage</i> .....	20
1.6.2 <i>Logic Levels</i> .....	20
1.6.3 <i>Noise Margins</i> .....	21

1.6.4	DC Transfer Characteristics .....	22
1.6.5	The Static Discipline .....	22
1.7	CMOS Transistors .....	24
1.7.1	Semiconductors .....	25
1.7.2	Diodes .....	25
1.7.3	Capacitors .....	26
1.7.4	nMOS and pMOS Transistors .....	26
1.7.5	CMOS NOT Gate .....	29
1.7.6	Other CMOS Logic Gates .....	29
1.7.7	Transmission Gates .....	31
1.7.8	Pseudo-nMOS Logic .....	31
1.8	Power Consumption .....	32
1.9	Summary and a Look Ahead .....	34
	Exercises .....	36
	Interview Questions .....	50
	<b>Chapter 2 Combinational Logic Design .....</b>	<b>53</b>
2.1	Introduction .....	53
2.2	Boolean Equations .....	56
2.2.1	Terminology .....	56
2.2.2	Sum-of-Products Form .....	56
2.2.3	Product-of-Sums Form .....	58
2.3	Boolean Algebra .....	58
2.3.1	Axioms .....	59
2.3.2	Theorems of One Variable .....	59
2.3.3	Theorems of Several Variables .....	60
2.3.4	The Truth Behind It All .....	62
2.3.5	Simplifying Equations .....	63
2.4	From Logic to Gates .....	64
2.5	Multilevel Combinational Logic .....	67
2.5.1	Hardware Reduction .....	68
2.5.2	Bubble Pushing .....	69
2.6	X's and Z's, Oh My .....	71
2.6.1	Illegal Value: X .....	71
2.6.2	Floating Value: Z .....	72
2.7	Karnaugh Maps .....	73
2.7.1	Circular Thinking .....	74
2.7.2	Logic Minimization with K-Maps .....	75
2.7.3	Don't Cares .....	79
2.7.4	The Big Picture .....	80
2.8	Combinational Building Blocks .....	81
2.8.1	Multiplexers .....	81
2.8.2	Decoders .....	84

2.9	Timing .....	86
2.9.1	<i>Propagation and Contamination Delay</i> .....	86
2.9.2	<i>Glitches</i> .....	90
2.10	Summary .....	93
	Exercises .....	95
	Interview Questions .....	104
<b>Chapter 3 Sequential Logic Design .....</b>		<b>107</b>
3.1	Introduction .....	107
3.2	Latches and Flip-Flops .....	107
3.2.1	<i>SR Latch</i> .....	109
3.2.2	<i>D Latch</i> .....	111
3.2.3	<i>D Flip-Flop</i> .....	112
3.2.4	<i>Register</i> .....	112
3.2.5	<i>Enabled Flip-Flop</i> .....	113
3.2.6	<i>Resettable Flip-Flop</i> .....	114
3.2.7	<i>Transistor-Level Latch and Flip-Flop Designs</i> .....	114
3.2.8	<i>Putting It All Together</i> .....	116
3.3	Synchronous Logic Design .....	117
3.3.1	<i>Some Problematic Circuits</i> .....	117
3.3.2	<i>Synchronous Sequential Circuits</i> .....	118
3.3.3	<i>Synchronous and Asynchronous Circuits</i> .....	120
3.4	Finite State Machines .....	121
3.4.1	<i>FSM Design Example</i> .....	121
3.4.2	<i>State Encodings</i> .....	127
3.4.3	<i>Moore and Mealy Machines</i> .....	130
3.4.4	<i>Factoring State Machines</i> .....	132
3.4.5	<i>Deriving an FSM from a Schematic</i> .....	135
3.4.6	<i>FSM Review</i> .....	138
3.5	Timing of Sequential Logic .....	139
3.5.1	<i>The Dynamic Discipline</i> .....	140
3.5.2	<i>System Timing</i> .....	140
3.5.3	<i>Clock Skew</i> .....	146
3.5.4	<i>Metastability</i> .....	149
3.5.5	<i>Synchronizers</i> .....	150
3.5.6	<i>Derivation of Resolution Time</i> .....	152
3.6	Parallelism .....	155
3.7	Summary .....	159
	Exercises .....	160
	Interview Questions .....	169

<b>Chapter 4</b>	<b>Hardware Description Languages</b>	171
4.1	Introduction	171
4.1.1	Modules	171
4.1.2	Language Origins	172
4.1.3	Simulation and Synthesis	173
4.2	Combinational Logic	175
4.2.1	Bitwise Operators	175
4.2.2	Comments and White Space	178
4.2.3	Reduction Operators	178
4.2.4	Conditional Assignment	179
4.2.5	Internal Variables	180
4.2.6	Precedence	182
4.2.7	Numbers	183
4.2.8	Z's and X's	184
4.2.9	Bit Swizzling	186
4.2.10	Delays	186
4.3	Structural Modeling	188
4.4	Sequential Logic	191
4.4.1	Registers	191
4.4.2	Resettable Registers	192
4.4.3	Enabled Registers	194
4.4.4	Multiple Registers	195
4.4.5	Latches	196
4.5	More Combinational Logic	196
4.5.1	Case Statements	199
4.5.2	If Statements	200
4.5.3	Truth Tables with Don't Cares	203
4.5.4	Blocking and Nonblocking Assignments	203
4.6	Finite State Machines	207
4.7	Data Types	211
4.7.1	SystemVerilog	212
4.7.2	VHDL	213
4.8	Parameterized Modules	215
4.9	Testbenches	218
4.10	Summary	222
	Exercises	224
	Interview Questions	235
<b>Chapter 5</b>	<b>Digital Building Blocks</b>	237
5.1	Introduction	237
5.2	Arithmetic Circuits	237
5.2.1	Addition	237
5.2.2	Subtraction	244

5.2.3	<i>Comparators</i> .....	245
5.2.4	<i>ALU</i> .....	247
5.2.5	<i>Shifters and Rotators</i> .....	251
5.2.6	<i>Multiplication</i> .....	253
5.2.7	<i>Division</i> .....	254
5.2.8	<i>Further Reading</i> .....	255
5.3	<i>Number Systems</i> .....	256
5.3.1	<i>Fixed-Point Number Systems</i> .....	256
5.3.2	<i>Floating-Point Number Systems</i> .....	257
5.4	<i>Sequential Building Blocks</i> .....	261
5.4.1	<i>Counters</i> .....	261
5.4.2	<i>Shift Registers</i> .....	262
5.5	<i>Memory Arrays</i> .....	265
5.5.1	<i>Overview</i> .....	265
5.5.2	<i>Dynamic Random Access Memory (DRAM)</i> .....	267
5.5.3	<i>Static Random Access Memory (SRAM)</i> .....	268
5.5.4	<i>Area and Delay</i> .....	268
5.5.5	<i>Register Files</i> .....	269
5.5.6	<i>Read Only Memory (ROM)</i> .....	269
5.5.7	<i>Logic Using Memory Arrays</i> .....	271
5.5.8	<i>Memory HDL</i> .....	272
5.6	<i>Logic Arrays</i> .....	272
5.6.1	<i>Programmable Logic Array (PLA)</i> .....	275
5.6.2	<i>Field Programmable Gate Array (FPGA)</i> .....	276
5.6.3	<i>Array Implementations</i> .....	282
5.7	<i>Summary</i> .....	283
	<i>Exercises</i> .....	285
	<i>Interview Questions</i> .....	297
<b>Chapter 6 Architecture</b> .....		299
6.1	<i>Introduction</i> .....	299
6.2	<i>Assembly Language</i> .....	300
6.2.1	<i>Instructions</i> .....	301
6.2.2	<i>Operands: Registers, Memory, and Constants</i> .....	302
6.3	<i>Programming</i> .....	308
6.3.1	<i>Program Flow</i> .....	308
6.3.2	<i>Logical, Shift, and Multiply Instructions</i> .....	308
6.3.3	<i>Branching</i> .....	311
6.3.4	<i>Conditional Statements</i> .....	313
6.3.5	<i>Getting Loopy</i> .....	315
6.3.6	<i>Arrays</i> .....	317
6.3.7	<i>Function Calls</i> .....	320
6.3.8	<i>Pseudoinstructions</i> .....	330

6.4	Machine Language .....	332
6.4.1	<i>R-Type Instructions</i> .....	332
6.4.2	<i>I-Type Instructions</i> .....	334
6.4.3	<i>S/B-Type Instructions</i> .....	336
6.4.4	<i>U/J-Type Instructions</i> .....	338
6.4.5	<i>Immediate Encodings</i> .....	340
6.4.6	<i>Addressing Modes</i> .....	341
6.4.7	<i>Interpreting Machine Language Code</i> .....	342
6.4.8	<i>The Power of the Stored Program</i> .....	343
6.5	Lights, Camera, Action: Compiling, Assembling, and Loading .....	344
6.5.1	<i>The Memory Map</i> .....	344
6.5.2	<i>Assembler Directives</i> .....	346
6.5.3	<i>Compiling</i> .....	348
6.5.4	<i>Assembling</i> .....	350
6.5.5	<i>Linking</i> .....	353
6.5.6	<i>Loading</i> .....	355
6.6	Odds and Ends .....	355
6.6.1	<i>Endianness</i> .....	355
6.6.2	<i>Exceptions</i> .....	356
6.6.3	<i>Signed and Unsigned Instructions</i> .....	360
6.6.4	<i>Floating-Point Instructions</i> .....	361
6.6.5	<i>Compressed Instructions</i> .....	362
6.7	Evolution of the RISC-V Architecture .....	363
6.7.1	<i>RISC-V Base Instruction Sets and Extensions</i> .....	364
6.7.2	<i>Comparison of RISC-V and MIPS Architectures</i> ....	365
6.7.3	<i>Comparison of RISC-V and ARM Architectures</i> .....	365
6.8	Another Perspective: x86 Architecture .....	366
6.8.1	<i>x86 Registers</i> .....	366
6.8.2	<i>x86 Operands</i> .....	367
6.8.3	<i>Status Flags</i> .....	369
6.8.4	<i>x86 Instructions</i> .....	369
6.8.5	<i>x86 Instruction Encoding</i> .....	371
6.8.6	<i>Other x86 Peculiarities</i> .....	372
6.8.7	<i>The Big Picture</i> .....	373
6.9	Summary .....	374
	Exercises .....	375
	Interview Questions .....	390
	<b>Chapter 7 Microarchitecture</b> .....	393
7.1	Introduction .....	393
7.1.1	<i>Architectural State and Instruction Set</i> .....	393
7.1.2	<i>Design Process</i> .....	394
7.1.3	<i>Microarchitectures</i> .....	396

7.2	Performance Analysis .....	397
7.3	Single-Cycle Processor .....	398
7.3.1	<i>Sample Program</i> .....	399
7.3.2	<i>Single-Cycle Datapath</i> .....	399
7.3.3	<i>Single-Cycle Control</i> .....	407
7.3.4	<i>More Instructions</i> .....	410
7.3.5	<i>Performance Analysis</i> .....	412
7.4	Multicycle Processor .....	415
7.4.1	<i>Multicycle Datapath</i> .....	416
7.4.2	<i>Multicycle Control</i> .....	422
7.4.3	<i>More Instructions</i> .....	432
7.4.4	<i>Performance Analysis</i> .....	435
7.5	Pipelined Processor .....	439
7.5.1	<i>Pipelined Datapath</i> .....	441
7.5.2	<i>Pipelined Control</i> .....	443
7.5.3	<i>Hazards</i> .....	443
7.5.4	<i>Performance Analysis</i> .....	454
7.6	HDL Representation .....	456
7.6.1	<i>Single-Cycle Processor</i> .....	457
7.6.2	<i>Generic Building Blocks</i> .....	461
7.6.3	<i>Testbench</i> .....	464
7.7	Advanced Microarchitecture .....	468
7.7.1	<i>Deep Pipelines</i> .....	468
7.7.2	<i>Micro-Operations</i> .....	469
7.7.3	<i>Branch Prediction</i> .....	470
7.7.4	<i>Superscalar Processors</i> .....	472
7.7.5	<i>Out-of-Order Processor</i> .....	473
7.7.6	<i>Register Renaming</i> .....	476
7.7.7	<i>Multithreading</i> .....	478
7.7.8	<i>Multiprocessors</i> .....	479
7.8	Real-World Perspective: Evolution of RISC-V Microarchitecture .....	482
7.9	Summary .....	486
	Exercises .....	488
	Interview Questions .....	497
<b>Chapter 8 Memory Systems</b> .....		499
8.1	Introduction .....	499
8.2	Memory System Performance Analysis .....	503
8.3	Caches .....	505
8.3.1	<i>What Data is Held in the Cache?</i> .....	505
8.3.2	<i>How is Data Found?</i> .....	506
8.3.3	<i>What Data is Replaced?</i> .....	514
8.3.4	<i>Advanced Cache Design</i> .....	515

8.4	Virtual Memory.....	519
8.4.1	Address Translation.....	522
8.4.2	The Page Table.....	523
8.4.3	The Translation Lookaside Buffer.....	525
8.4.4	Memory Protection.....	526
8.4.5	Replacement Policies.....	527
8.4.6	Multilevel Page Tables .....	527
8.5	Summary.....	530
	Epilogue.....	530
	Exercises .....	532
	Interview Questions .....	541
	<b>Chapter 9 Embedded I/O Systems .....</b>	<b>542</b>
9.1	Introduction .....	542
	<b>Chapter 9 is available as an online supplement .....</b>	<b>542.e1</b>
9.1	Introduction .....	542.e1
9.2	Memory-Mapped I/O.....	542.e1
9.3	Embedded I/O Systems .....	542.e3
9.3.1	RED-V Board.....	542.e3
9.3.2	FE310-G002 System-on-Chip .....	542.e5
9.3.3	General-Purpose Digital I/O .....	542.e5
9.3.4	Device Drivers .....	542.e10
9.3.5	Serial I/O.....	542.e14
9.3.6	Timers.....	542.e29
9.3.7	Analog I/O .....	542.e30
9.3.8	Interrupts.....	542.e39
9.4	Other Microcontroller Peripherals .....	542.e43
9.4.1	Character LCDs.....	542.e43
9.4.2	VGA Monitor.....	542.e45
9.4.3	Bluetooth Wireless Communication .....	542.e53
9.4.4	Motor Control .....	542.e54
9.5	Summary.....	542.e64
	<b>Appendix A Digital System Implementation .....</b>	<b>543</b>
A.1	Introduction .....	543
	<b>Appendix A is available as an online supplement .....</b>	<b>543.e1</b>
A.1	Introduction .....	543.e1
A.2	74xx Logic .....	543.e1
A.2.1	Logic Gates.....	543.e2
A.2.2	Other Functions.....	543.e2



A.3	Programmable Logic .....	543.e2
A.3.1	PROMs .....	543.e2
A.3.2	PLAs .....	543.e6
A.3.3	FPGAs .....	543.e7
A.4	Application-Specific Integrated Circuits .....	543.e9
A.5	Datasheets .....	543.e9
A.6	Logic Families .....	543.e15
A.7	Switches and Light-Emitting Diodes .....	543.e17
A.7.1	Switches .....	543.e17
A.7.2	LEDs .....	543.e18
A.8	Packaging and Assembly .....	543.e19
A.8.1	Packages .....	543.e19
A.8.2	Breadboards .....	543.e20
A.8.3	Printed Circuit Boards .....	543.e20
A.8.4	Putting It All Together .....	543.e23
A.9	Transmission Lines .....	543.e23
A.9.1	Matched Termination .....	543.e24
A.9.2	Open Termination .....	543.e26
A.9.3	Short Termination .....	543.e27
A.9.4	Mismatched Termination .....	543.e27
A.9.5	When to Use Transmission Line Models .....	543.e30
A.9.6	Proper Transmission Line Terminations .....	543.e30
A.9.7	Derivation of $Z_0$ .....	543.e32
A.9.8	Derivation of the Reflection Coefficient .....	543.e33
A.9.9	Putting It All Together .....	543.e34
A.10	Economics .....	543.e35

## **Appendix B RISC-V Instruction Set Summary .....** 544

## **Appendix C C Programming .....** 545

C.1	Introduction .....	545
-----	--------------------	-----

## **Appendix C is available as an online supplement .....** 545.e1

C.1	Introduction .....	545.e1
C.2	Welcome to C .....	545.e3
C.2.1	C Program Dissection .....	545.e3
C.2.2	Running a C Program .....	545.e4
C.3	Compilation .....	545.e5
C.3.1	Comments .....	545.e5
C.3.2	#define .....	545.e5
C.3.3	#include .....	545.e6

C.4	Variables .....	545.e7
C.4.1	<i>Primitive Data Types</i> .....	545.e8
C.4.2	<i>Global and Local Variables</i> .....	545.e9
C.4.3	<i>Initializing Variables</i> .....	545.e11
C.5	Operators .....	545.e11
C.6	Function Calls .....	545.e15
C.7	Control-Flow Statements .....	545.e16
C.7.1	<i>Conditional Statements</i> .....	545.e17
C.7.2	<i>Loops</i> .....	545.e19
C.8	More Data Types.....	545.e21
C.8.1	<i>Pointers</i> .....	545.e21
C.8.2	<i>Arrays</i> .....	545.e23
C.8.3	<i>Characters</i> .....	545.e27
C.8.4	<i>Strings</i> .....	545.e27
C.8.5	<i>Structures</i> .....	545.e29
C.8.6	<i>typedef</i> .....	545.e31
C.8.7	<i>Dynamic Memory Allocation</i> .....	545.e32
C.8.8	<i>Linked Lists</i> .....	545.e33
C.9	Standard Libraries.....	545.e35
C.9.1	<i>stdio</i> .....	545.e35
C.9.2	<i>stdlib</i> .....	545.e40
C.9.3	<i>math</i> .....	545.e42
C.9.4	<i>string</i> .....	545.e42
C.10	Compiler and Command Line Options.....	545.e43
C.10.1	<i>Compiling Multiple C Source Files</i> .....	545.e43
C.10.2	<i>Compiler Options</i> .....	545.e43
C.10.3	<i>Command Line Arguments</i> .....	545.e44
C.11	Common Mistakes .....	545.e44
	<b>Further Reading</b> .....	547
	<b>Index</b> .....	549