## **Contents**

Prefa	ice		κix
	Online How to Labs . RVfpga Bugs .	Supplements	cxi xii ciii ciii
Δhou		ithors	
Abou	t tilo At	Δ	ΛV
Chap	ter 1 F	rom Zero to One	. 1
1.1 1.2	The Ar 1.2.1 1.2.2	ame Plan  t of Managing Complexity.  Abstraction  Discipline	. 2
1.3	1.2.3	The Three -Y's	
1.3		gital Abstraction	
1.4	1.4.1	er Systems	
	1.4.1	Decimal Numbers	
	1.4.3	Binary Numbers	
	1.4.3 1.4.4	Bytes, Nibbles, and All That Jazz	
	1.4.5	Binary Addition	
	1.4.6	Signed Binary Numbers	
1.5		Gates	
1.5	1.5.1	NOT Gate	
	1.5.1	Buffer	
	1.5.3	AND Gate	
	1.5.4	OR Gate	
	1.5.5	Other Two-Input Gates	
	1.5.6	Multiple-Input Gates	
1.6		h the Digital Abstraction	
-•-	1.6.1	Supply Voltage	
	1.6.2	Logic Levels	
	1.6.3	Noise Margins	

	1.6.4	DC Transfer Characteristics	22
	1.6.5	The Static Discipline	22
1.7	CMOS	Transistors	24
	1.7.1	Semiconductors	25
	1.7.2	<i>Diodes</i>	
	1.7.3	Capacitors	
	1.7.4	nMOS and pMOS Transistors	
	1.7.5	CMOS NOT Gate	29
	1.7.6	Other CMOS Logic Gates	29
	1.7.7	Transmission Gates	31
	1.7.8	Pseudo-nMOS Logic	
1.8	Power	Consumption	32
1.9	Summa	ary and a Look Ahead	34
	Exercis	ses	36
	Intervi	ew Questions	50
Chan	tor 2 C	ombinational Logic Design	5.2
Ullap			
2.1	Introdu	uction	53
2.2	Boolea	n Equations	56
	2.2.1	Terminology	56
	2.2.2	Sum-of-Products Form	56
	2.2.3	Product-of-Sums Form	58
2.3	Boolea	n Algebra	58
	2.3.1	Axioms	59
	2.3.2	Theorems of One Variable	59
	2.3.3	Theorems of Several Variables	60
	2.3.4	The Truth Behind It All	62
	2.3.5	Simplifying Equations	63
2.4		Logic to Gates	
2.5	Multile	evel Combinational Logic	67
	2.5.1	Hardware Reduction	68
	2.5.2	Bubble Pushing	
2.6	X's and	d Z's, Oh My	
	2.6.1	Illegal Value: X	
	2.6.2	Floating Value: Z	
2.7		ıgh Maps	
	2.7.1	Circular Thinking	
	2.7.2	Logic Minimization with K-Maps	
	2.7.3	Don't Cares	
	2.7.4	The Big Picture	
2.8		national Building Blocks	
	2.8.1	Multiplexers	
	2.8.2	Decoders	84

2.9	Timing		86
	2.9.1	Propagation and Contamination Delay	
	2.9.2	Glitches	
2.10		ry	
		es	
		w Questions	
Chon	tor 2 Co	guential Legie Decign	107
опар		equential Logic Design	107
3.1	Introdu	ction	107
3.2	Latches	and Flip-Flops	107
	3.2.1	<i>SR Latch</i>	109
	3.2.2	<i>D Latch</i>	111
	3.2.3	D Flip-Flop	112
	3.2.4	Register	112
	3.2.5	Enabled Flip-Flop	113
	3.2.6	Resettable Flip-Flop	114
	3.2.7	Transistor-Level Latch and Flip-Flop	
		Designs	114
	3.2.8	Putting It All Together	116
3.3	Synchro	onous Logic Design	117
	3.3.1	Some Problematic Circuits	117
	3.3.2	Synchronous Sequential Circuits	118
	3.3.3	Synchronous and Asynchronous	
		Circuits	120
3.4	Finite S	tate Machines	121
	3.4.1	FSM Design Example	121
	3.4.2	State Encodings	127
	3.4.3	Moore and Mealy Machines	130
	3.4.4	Factoring State Machines	132
	3.4.5	Deriving an FSM from a Schematic	135
	3.4.6	FSM Review	138
3.5	Timing	of Sequential Logic	139
	3.5.1	The Dynamic Discipline	140
	3.5.2	System Timing	140
	3.5.3	Clock Skew	146
	3.5.4	Metastability	149
	3.5.5	Synchronizers	150
	3.5.6	Derivation of Resolution Time	152
3.6		ism	155
3.7		ry	159
		es	160
		w Ouestions	169

xii

Chap	ter 4 Ha	ardware Description Languages	171
4.1	Introdu	action	171
	4.1.1	<i>Modules</i>	171
	4.1.2	Language Origins	172
	4.1.3	Simulation and Synthesis	173
4.2	Combin	national Logic	175
	4.2.1	Bitwise Operators	175
	4.2.2	Comments and White Space	178
	4.2.3	Reduction Operators	178
	4.2.4	Conditional Assignment	179
	4.2.5	Internal Variables	180
	4.2.6	Precedence	182
	4.2.7	Numbers	183
	4.2.8	<i>Z's and X's</i>	184
	4.2.9	Bit Swizzling	186
	4.2.10	Delays	186
4.3	Structu	ral Modeling	188
4.4		tial Logic	
	4.4.1	Registers	
	4.4.2	Resettable Registers	192
	4.4.3	Enabled Registers	
	4.4.4	Multiple Registers	
	4.4.5	Latches	
4.5	More (	Combinational Logic	
	4.5.1	Case Statements	
	4.5.2	If Statements	
	4.5.3	Truth Tables with Don't Cares	
	4.5.4	Blocking and Nonblocking Assignments	
4.6	Finite S	State Machines	
4.7		ypes	
	4.7.1	SystemVerilog	
	4.7.2	VHDL	
4.8	Parame	eterized Modules	
4.9		nches	
4.10		ıry	
		es	
		ew Questions	
		-	
Chap	ter 5 Di	gital Building Blocks	237
5.1	Introdu	action	237
5.2		etic Circuits	
J.L	5.2.1	Addition	
		Subtraction	244

**CONTENTS** xiii

	5.2.3	Comparators	245
	5.2.4	ALU	
	5.2.5	Shifters and Rotators	251
	5.2.6	Multiplication	
	5.2.7	Division	
	5.2.8	Further Reading	255
5.3	Numbe	er Systems	256
	5.3.1	Fixed-Point Number Systems	
	5.3.2	Floating-Point Number Systems	
5.4	Sequen	tial Building Blocks	
	5.4.1	Counters	
	5.4.2	Shift Registers	
5.5	Memor	ry Arrays	
	5.5.1	Overview	
	5.5.2	Dynamic Random Access Memory (DRAM)	
	5.5.3	Static Random Access Memory (SRAM)	
	5.5.4	Area and Delay	
	5.5.5	Register Files	
	5.5.6	Read Only Memory (ROM)	
	5.5.7	Logic Using Memory Arrays	271
	5.5.8	Memory HDL	
5.6	Logic A	Arrays	
	5.6.1	Programmable Logic Array (PLA)	275
	5.6.2	Field Programmable Gate Array (FPGA)	
	5.6.3	Array Implementations	282
5.7	Summa	ary	
	Exercis	ses	285
	Intervi	ew Questions	297
Chan	ter 6 A	rchitecture	299
Onup			
6.1		action	
6.2	Asseml	bly Language	300
	6.2.1	Instructions	301
	6.2.2	Operands: Registers, Memory, and Constants	302
6.3	Progra	mming	
	6.3.1	Program Flow	
	6.3.2	Logical, Shift, and Multiply Instructions	
	6.3.3	Branching	
	6.3.4	Conditional Statements	
	6.3.5	Getting Loopy	
	6.3.6	Arrays	
	6.3.7	Function Calls	
	638	Pseudoinstructions	220

xiv **CONTENTS** 

6.4	Machin	ne Language	332
	6.4.1	R-Type Instructions	
	6.4.2	l-Type Instructions	
	6.4.3	S/B-Type Instructions	
	6.4.4	U/J-Type Instructions	
	6.4.5	Immediate Encodings	
	6.4.6	Addressing Modes	
	6.4.7	Interpreting Machine Language Code	
	6.4.8	The Power of the Stored Program	
6.5	Lights,	Camera, Action: Compiling, Assembling,	
		pading	344
	6.5.1	The Memory Map	
	6.5.2	Assembler Directives	
	6.5.3	Compiling	
	6.5.4	Assembling	
	6.5.5	Linking	
	6.5.6	Loading	
6.6	Odds a	and Ends	
	6.6.1	Endianness	355
	6.6.2	Exceptions	356
	6.6.3	Signed and Unsigned Instructions	
	6.6.4	Floating-Point Instructions	
	6.6.5	Compressed Instructions	
6.7	Evoluti	ion of the RISC-V Architecture	
	6.7.1	RISC-V Base Instruction Sets and Extensions	364
	6.7.2	Comparison of RISC-V and MIPS Architectures	365
	6.7.3	Comparison of RISC-V and ARM Architectures	365
6.8	Anothe	er Perspective: x86 Architecture	366
	6.8.1	x86 Registers	366
	6.8.2	<i>x</i> 86 Operands	367
	6.8.3	Status Flags	
	6.8.4	x86 Instructions	
	6.8.5	x86 Instruction Encoding	371
	6.8.6	Other x86 Peculiarities	372
	6.8.7	The Big Picture	373
6.9	Summa	ary	374
		ses	
	Intervi	ew Questions	390
Chan	tor 7 M	licroarchitecture	202
7.1	Introdu	uction	
	7.1.1	Architectural State and Instruction Set	
	7.1.2	Design Process	
	7 1 3	Microarchitectures	396

**CONTENTS** XV

7.2	Perforn	nance Analysis	397
7.3		Cycle Processor	398
	7.3.1	Sample Program	399
	7.3.2	Single-Cycle Datapath	399
	7.3.3	Single-Cycle Control	407
	7.3.4	More Instructions	410
	7.3.5	Performance Analysis	412
7.4	Multicy	ycle Processor	415
	7.4.1	Multicycle Datapath	416
	7.4.2	Multicycle Control	422
	7.4.3	More Instructions	432
	7.4.4	Performance Analysis	435
7.5	Pipeline	ed Processor	439
	7.5.1	Pipelined Datapath	441
	7.5.2	Pipelined Control	443
	7.5.3	Hazards	443
	7.5.4	Performance Analysis	454
7.6	HDL R	Representation	456
	7.6.1	Single-Cycle Processor	457
	7.6.2	Generic Building Blocks	461
	7.6.3	Testbench	464
7.7	Advanc	ced Microarchitecture	468
	7.7.1	Deep Pipelines	468
	7.7.2	Micro-Operations	469
	7.7.3	Branch Prediction	470
	7.7.4	Superscalar Processors	472
	7.7.5	Out-of-Order Processor	473
	7.7.6	Register Renaming	476
	7.7.7	Multithreading	478
	7.7.8	Multiprocessors	479
7.8		Vorld Perspective: Evolution of	
		Microarchitecture	482
7.9		ıry	486
		es	488
		ew Questions	497
Chap		emory Systems	499
8.1	Introdu	action	499
8.2		ry System Performance Analysis	
8.3		y System remormance Amarysis	
0.5	8.3.1	What Data is Held in the Cache?	
	8.3.2	How is Data Found?	
	8.3.3	What Data is Replaced?	
	8.3.4	Advanced Cache Design	
	0.3.4	Auvancea Cache Design	213

8.4	Virtual	l Memory	519
	8.4.1	Address Translation	
	8.4.2	The Page Table	523
	8.4.3	The Translation Lookaside Buffer	
	8.4.4	Memory Protection	526
	8.4.5	Replacement Policies	
	8.4.6	Multilevel Page Tables	
8.5		ary	
		ue	
		ses	
	Intervi	ew Questions	541
Chap	ter 9 E	mbedded I/O Systems	542
9.1	Introdu	uction	542
Chap	oter 9 is	available as an online supplement	542.e1
9.1	Introdu	uction	542.e1
9.2		ry-Mapped I/O	
9.3		lded I/O Systems	
	9.3.1	RED-V Board	
	9.3.2	FE310-G002 System-on-Chip	
	9.3.3	General-Purpose Digital I/O	542.e5
	9.3.4	Device Drivers	542.e10
	9.3.5	Serial I/O	
	9.3.6	Timers	
	9.3.7	Analog I/O	
	9.3.8	Interrupts	
9.4		Microcontroller Peripherals	
	9.4.1	Character LCDs	
	9.4.2	VGA Monitor	
	9.4.3	Bluetooth Wireless Communication	
	9.4.4	Motor Control	
9.5	Summa	ary	542.e64
Appe	endix A	Digital System Implementation	543
A.1	Introdu	uction	543
Appe		is available as an online supplement	
A.1	Introdu	uction	543.e1
A.2	74xx L	Logic	
	A.2.1	Logic Gates	543.e2
	A.2.2	Other Functions	543.e2

CONTENTS xvii

A.3	Progra	mmable Logic	543.e2
	A.3.1	PROMs	543.e2
	A.3.2	<i>PLAs</i>	543.e6
	A.3.3	FPGAs	543.e7
A.4	Applic	ation-Specific Integrated Circuits	543.e9
A.5	Datash	ieets	543.e9
A.6		Families	
A.7	Switch	es and Light-Emitting Diodes	543.e17
	A.7.1	Switches	
	A.7.2	LEDs	543.e18
A.8	Packag	ging and Assembly	543.e19
	A.8.1	Packages	543.e19
	A.8.2	Breadboards	543.e20
	A.8.3	Printed Circuit Boards	543.e20
	A.8.4	Putting It All Together	543.e23
A.9	Transn	nission Lines	543.e23
	A.9.1	Matched Termination	543.e24
	A.9.2	Open Termination	543.e26
	A.9.3	Short Termination	543.e27
	A.9.4	Mismatched Termination	543.e27
	A.9.5	When to Use Transmission Line Models	543.e30
	A.9.6	Proper Transmission Line Terminations	543.e30
	A.9.7	Derivation of $Z_0$	543.e32
	A.9.8	Derivation of the Reflection Coefficient	543.e33
	A.9.9	Putting It All Together	543.e34
A.10	Econor	mics	543.e35
Appe	ndix B	RISC-V Instruction Set Summary	544
Anne	ndix C	C Programming	545
C.1	Introd	uction	545
Appe	ndix C	is available as an online supplement	545.e1
C.1	Introd	uction	545.e1
C.2		ne to C	
	C.2.1	C Program Dissection	
	C.2.2	Running a C Program	
C.3		lation	
	C.3.1	Comments	
	C.3.2	#define	
		Hinelude	

		545.e7
C.4.1	Primitive Data Types	545.e8
C.4.2		
C.4.3	Initializing Variables	545.e11
Operate	ors	545.e11
C.7.1		
C.7.2		
More D	•	
C.8.1	Pointers	545.e21
C.8.2	Arrays	545.e23
C.8.3	•	
C.8.4		
C.8.5	Structures	545.e29
C.8.6	typedef	545.e31
C.8.7	Dynamic Memory Allocation	545.e32
C.8.8	Linked Lists	545.e33
Standar		
C.9.1	stdio	545.e35
C.9.2	stdlib	545.e40
C.9.3	math	545.e42
C.9.4		
Compil	e	
C.10.1		
C.10.2		
C.10.3		
Commo		
er Read	ing	547
		549
	C.4.3 Operator Function Control C.7.1 C.7.2 More II C.8.1 C.8.2 C.8.3 C.8.4 C.8.5 C.8.6 C.8.7 C.8.8 Standar C.9.1 C.9.2 C.9.3 C.9.4 Compil C.10.1 C.10.2 C.10.3 Common Com	C.4.2 Global and Local Variables. C.4.3 Initializing Variables. Operators. Function Calls. Control-Flow Statements C.7.1 Conditional Statements C.7.2 Loops. More Data Types. C.8.1 Pointers. C.8.2 Arrays. C.8.3 Characters C.8.4 Strings. C.8.5 Structures. C.8.6 typedef. C.8.7 Dynamic Memory Allocation. C.8.8 Linked Lists Standard Libraries. C.9.1 stdio C.9.2 stdlib. C.9.3 math C.9.4 string. Compiler and Command Line Options. C.10.1 Compiling Multiple C Source Files C.10.2 Compiler Options. C.10.3 Command Line Arguments.