RISC-V Instruction Set Summary

	31	: 25	24:20	19:15	14:12	11:7	6:0							
	fun	funct7 imm _{11:0}		rs1	funct3	rd	ор	R-Type						
	imm₁			rs1	funct3	rd	ор	I-Type						
	imm₁	imm _{11:5}		imm _{11:5}		imm _{11:5}		imm _{11:5}		rs1	funct3	imm _{4:0}	ор	S-Type
	imm₁	imm _{12,10:5}		imm _{12,10:5}		rs1	funct3	imm _{4:1,11}	ор	B-Type				
	imm ₃	imm _{31:12}				rd	ор	U-Type						
	imm ₂	0,10:1,11,19	9:12			rd	ор	J-Type						
ĺ	fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type						
٠	5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	•						

Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm_{11:0}
uimm: 5-bit unsigned immediate in i

uimm: 5-bit unsigned immediate in imm_{4:0}
 upimm: 20 upper bits of a 32-bit immediate, in imm_{31:12}
 Address: memory address: rs1 + SignExt(imm_{11:0})

• [Address]: data at memory location Address

 $\label{eq:bounds} \begin{array}{ll} \bullet \mbox{ BTA:} & \mbox{branch target address: } PC + \mbox{SignExt}(\{\mbox{imm}_{12:1}, 1'b0\}) \\ \bullet \mbox{ JTA:} & \mbox{jump target address: } PC + \mbox{SignExt}(\{\mbox{imm}_{20:1}, 1'b0\}) \\ \end{array}$

label: text indicating instruction address
 SignExt: value sign-extended to 32 bits
 ZeroExt: value zero-extended to 32 bits
 csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	000	_	I	lb rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	_	I	lh rd,	imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	_	I	lw rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	_	I	lbu rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	_	I	lhu rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	_	I	addi rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	_	I	ori rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	_	I	andi rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	-	U	auipc rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	_	S	sb rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	_	S	sh rs2,	imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	-	S	sw rs2,	imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R	or rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	_	U	lui rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В	beq rs1,	rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В		rs2, label		if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	_	В	blt rs1,	rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	_	В		rs2, label	Drumen n =	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В			branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	_	В	bgeu rs1,	rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	_	I	jalr rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	_	_	J	jal rd,	label	jump and link	PC = JTA, $rd = PC + 4$

Table B.2 RV64I: Extra integer instructions

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	011	_	I	ld rd,imm(rs1)	load double word	rd=[Address] _{63:0}
0000011 (3)	110	_	I	lwu rd,imm(rs1)	load word unsigned	rd=ZeroExt([Address] _{31:0})
0011011 (27)	000	_	I	addiw rd, rs1, imm	add immediate word	rd=SignExt((rs1+SignExt(imm)) _{31:0})
0011011 (27)	001	0000000	I	slliw rd, rs1, uimm	shift left logical immediate word	rd=SignExt((rs1 _{31:0} << uimm) _{31:0})
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	$rd = SignExt((rs1_{31:0} >> uimm)_{31:0})$
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	rd=SignExt((rs1 _{31:0} >>> uimm) _{31:0})
0100011 (35)	011	_	S	sd rs2, imm(rs1)	store double word	[Address] _{63:0} =rs2
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	$rd = SignExt((rs1+rs2)_{31:0})$
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	rd=SignExt((rs1-rs2) _{31:0})
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	rd=SignExt((rs1 _{31:0} << rs2 _{4:0}) _{31:0})
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	$rd = SignExt((rs1_{31:0} >> rs2_{4:0})_{31:0})$
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	rd=SignExt((rs1 _{31:0} >>> rs2 _{4:0}) _{31:0})

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term "word" generally refers to a 32-bit value. In RV64I, immediate shift instructions use 6-bit immediates: uimm_{5:0}; but for word shifts, the most significant bit of the shift amount (uimm₅) must be 0. Instructions ending in "w" (for "word") operate on the lower half of the 64-bit registers. Sign- or zero-extension produces a 64-bit result.

Table B.3 RVF/D: RISC-V single- and double-precision floating-point instructions

op	funct3	funct7	rs2	Type	Instruction	Description	Operation	
1000011 (67)	rm	fs3, fmt	_	R4	fmadd fd,fs1,fs2,fs3	multiply-add	fd = fs1 * fs2 + fs3	
1000111 (71)	rm	fs3, fmt	_	R4	fmsub fd,fs1,fs2,fs3	multiply-subtract	fd = fs1 * fs2 - fs3	
1001011 (75)	rm	fs3, fmt	_	R4	fnmsub fd,fs1,fs2,fs3	negate multiply-add	fd = -(fs1 * fs2 + fs3)	
1001111 (79)	rm	fs3, fmt	-	R4	fnmadd fd,fs1,fs2,fs3	negate multiply-subtract	fd = -(fs1 * fs2 - fs3)	
1010011 (83)	rm	00000, fmt	ı	R	fadd fd,fs1,fs2	add	fd = fs1 + fs2	
1010011 (83)	rm	00001, fmt	ı	R	fsub fd,fs1,fs2	subtract	fd = fs1 - fs2	
1010011 (83)	rm	00010, fmt	_	R	fmul fd,fs1,fs2	multiply	fd = fs1 * fs2	
1010011 (83)	rm	00011, fmt	_	R	fdiv fd,fs1,fs2	divide	fd = fs1 / fs2	
1010011 (83)	rm	01011, fmt	00000	R	fsqrt fd,fs1	square root	fd = sqrt(fs1)	
1010011 (83)	000	00100, fmt	_	R	fsgnj fd,fs1,fs2	sign injection	fd = fs1, sign = sign(fs2)	
1010011 (83)	001	00100, fmt	_	R	fsgnjn fd,fs1,fs2	negate sign injection	fd = fs1, $sign = -sign(fs2)$	
1010011 (83)	010	00100, fmt	_	R	fsgnjx fd,fs1,fs2	xor sign injection	fd = fs1,	
1010011 (02)	000	00404 6		D	C		$sign = sign(fs2) \wedge sign(fs1)$	
		00101, fmt	_	R	fmin fd,fs1,fs2	min	fd = min(fs1, fs2)	
. ,		00101, fmt	_	R	fmax fd,fs1,fs2	max	$fd = \max(fs1, fs2)$	
		10100, fmt	_	R	feq rd,fs1,fs2	compare =	rd = (fs1 == fs2)	
(,		10100, fmt	_	R	flt rd,fs1,fs2	compare <	rd = (fs1 < fs2)	
(,		10100, fmt	_	R	fle rd,fs1,fs2	compare ≤	$rd = (fs1 \le fs2)$	
1010011 (83)	001	11100, fmt	00000	R	fclass rd,fs1	classify	rd = classification of fs1	
					RVF only			
	010	_	_	I		load float	$fd = [Address]_{31:0}$	
(/	010	_	_	S	fsw fs2,imm(rs1)	store float	$[Address]_{31:0} = fd$	
		1100000		R	fcvt.w.s rd, fs1	convert to integer	rd = integer(fs1)	
		1100000		R	fcvt.wu.s rd, fs1	convert to unsigned integer	rd = unsigned(fs1)	
		1101000		R	fcvt.s.w fd, rs1	convert int to float	fd = float(rs1)	
	rm	1101000	00001	R	fcvt.s.wu fd, rs1	convert unsigned to float	fd = float(rs1)	
1010011 (83)	000	1110000	00000	R	fmv.x.w rd, fs1	move to integer register	rd = fs1	
1010011 (83)	000	1111000	00000	R	fmv.w.x fd, rs1	move to f.p. register	fd = rs1	
RVD only								
0000111 (7)	011	-	_	I	fld fd, imm(rs1)	load double	fd = [Address] _{63:0}	
0100111 (39)	011	_	-	S	fsd fs2,imm(rs1)	store double	[Address] _{63:0} = fd	
1010011 (83)	rm	1100001	00000	R	fcvt.w.d rd, fs1	convert to integer	rd = integer(fs1)	
1010011 (83)	rm	1100001	00001	R	fcvt.wu.d rd, fs1	convert to unsigned integer	rd = unsigned(fs1)	
1010011 (83)	rm	1101001	00000	R	fcvt.d.w fd, rs1	convert int to double	fd = double(rs1)	
	rm	1101001	00001	R	fcvt.d.wu fd, rs1	convert unsigned to double	fd = double(rs1)	
1010011 (83)	rm	0100000		R	fcvt.s.d fd, fs1	convert double to float	fd = float(fs1)	
1010011 (83)	rm	0100001	00000	R	fcvt.d.s fd, fs1	convert float to double	fd = double(fs1)	

fs1, fs2, fs3, fd: floating-point registers. fs1, fs2, and fd are encoded in fields rs1, rs2, and rd; only R4-type also encodes fs3. fmt: precision of computational instruction (single=00₂, double=01₂, quad=11₂). rm: rounding mode (0=to nearest, 1=toward zero, 2=down, 3=up, 4=to nearest (max magnitude), 7=dynamic). sign(fs1): the sign of fs1.