




Vivado Design Suite 7 Series FPGA and Zynq 7000 SoC Libraries Guide (UG953)

XPM_FIFO_ASYNC

XPM_FIFO_ASYNC

Parameterized Macro: Asynchronous FIFO

- MACRO_GROUP: XPM
- MACRO_SUBGROUP: XPM_FIFO




Introduction

This macro is used to instantiate an asynchronous FIFO.


The following describes the basic write and read operation of an XPM_FIFO instance. It does not distinguish between FIFO types, clock domain or read mode.

- After a user issues a reset, the user should wait until the busy signals go low before issuing another reset.
- All synchronous signals are sensitive to the rising edge of `wr_clk`/`rd_clk`, which is assumed to be a buffered and toggling clock signal behaving according to target device and FIFO/memory primitive requirements.
- A write operation is performed when the FIFO is not full and `wr_en` is asserted on each `wr_clk` cycle.
- A read operation is performed when the FIFO is not empty and `rd_en` is asserted on each `rd_clk` cycle.
- The number of clock cycles required for XPM FIFO to react to `dout`, `full`, and `empty` changes depends on the `CLOCK_DOMAIN`, `READ_MODE`, and `FIFO_READ_LATENCY` settings.
 - It can take more than one `rd_clk` cycle to deassert `empty` due to write operation (`wr_en = 1`).
 - It can take more than one `rd_clk` cycle to present the read data on `dout` port upon assertion of `rd_en`.
 - It may take more than one `wr_clk` cycle to deassert `full` due to read operation (`rd_en = 1`).
- All write operations are gated by the value of `wr_en` and `full` on the initiating `wr_clk` cycle.
- All read operations are gated by the value of `rd_en` and `empty` on the initiating `rd_clk` cycle.
- Undriven or unknown values provided on module inputs will produce undefined output port behavior.
- `wr_en`/`rd_en` should not be toggled when `reset` (`rst`) or `wr_rst_busy` or `rd_rst_busy` is asserted.
- Assertion/deassertion of `prog_full` happens only when `full` is deasserted.
- Assertion/deassertion of `prog_empty` happens only when `empty` is deasserted.

 **Note:** In an asynchronous FIFO (that is, two independent clocks), the `RELATED_CLOCKS` attribute should be set to `TRUE` only if both the `wr_clk` and `rd_clk` are generated from the same source.

Timing Diagrams


Figure: Reset Behavior



X20501-050719

Figure: Standard Write Operation.

FIFO_WRITE_DEPTH=16, PROG_FULL_THRESH=6



X17947-101619

Figure: Standard Read Operation.

FIFO_WRITE_DEPTH=16, PROG_EMPTY_THRESH=3,
FIFO_READ_LATENCY=1




Figure: Standard Read Operation.

FIFO_WRITE_DEPTH=16, PROG_EMPTY_THRESH=3,
FIFO_READ_LATENCY=3




Figure: Write Operation.

READ_MODE=FWFT, FIFO_WRITE_DEPTH=16, PROG_FULL_THRESH=7




Figure: Read Operation.

READ_MODE=FWFT, FIFO_WRITE_DEPTH=16, PROG_EMPTY_THRESH=5






Figure: Standard Write Operation with Empty Deassertion.

FIFO_WRITE_DEPTH=16

**Figure: Standard Read Operation with Full Deassertion.**

FIFO_WRITE_DEPTH=16, FIFO_READ_LATENCY=1



Latency

This section defines the latency in which different output signals of the FIFO are updated in response to read or write operations for standard read mode and FWFT read mode implementations.

Note: For LUTRAM, auto, mixed, and distributed RAM primitive types with FIFO_READ_LATENCY = 0 and READ_MODE = "std" will infer LUTRAM memory without a rd_clk. In this configuration, the dout port will toggle with respect to the posedge of the write clock only. Take care of this path as data is driven out of the LUT directly without any rd_clk domain flop.

The following table defines the write port flags update latency due to a write operation.

Table: Standard Read Mode — Write Port Flags Due to Write Operation

Signal	Latency (wr_clk)
full	0
almost_full	0
prog_full	2
wr_ack	1
overflow	0
wr_data_count	2

The following table defines the read port flags update latency due to a read operation.

Table: Standard Read Mode — Read Port Flags Due to Read Operation

Signal	Latency (rd_clk)
empty	0
almost_empty	0
prog_empty	1
data_valid	FIFO_READ_LATENCY
underflow	0
rd_data_count	2

The following table defines the write port flags update latency due to a read operation. N is the number of synchronization stages.

Table: Standard Read Mode — Write Port Flags Due to Read Operations

Signal	Latency
--------	---------

Signal	Latency
full	$1 \text{ rd_clk} + (N+2) \text{ wr_clk}$
almost_full	$1 \text{ rd_clk} + (N+3) \text{ wr_clk}$
prog_full	$1 \text{ rd_clk} + (N+2) \text{ wr_clk}$
wr_ack	N/A
overflow	N/A
wr_data_count	$1 \text{ rd_clk} + (N+2) \text{ wr_clk}$

The following table defines the read port flags update latency due to a write operation. N is the number of synchronization stages. In this example, N is 2.

Table: Standard Read Mode — Read Port Flags Due to Write Operation

Signal	Latency
empty	$1 \text{ wr_clk} + (N+2) \text{ rd_clk}$
almost_empty	$1 \text{ wr_clk} + (N+3) \text{ rd_clk}$
prog_empty	$1 \text{ wr_clk} + (N+3) \text{ rd_clk}$
data_valid	N/A
underflow	N/A
rd_data_count	$1 \text{ wr_clk} + (N+2) \text{ rd_clk}$

The following table defines the write port flags update latency due to a write operation.

Table: FWFT Read Mode — Write Port Flags Due to Write Operation

Signal	Latency
full	2
almost_full	1
prog_full	0

Signal	Latency
wr_ack	1
overflow	2
wr_data_count	2

The following table defines the read port flags update latency due to a read operation.

Table: FWFT Read Mode — Read Port Flags Due to Read Operation

Signal	Latency
empty	2
almost_empty	2
prog_empty	3
data_valid	0
underflow	2
rd_data_count	2

The following table defines the write port flags update latency due to a read operation. N is the number of synchronization stages.

Table: FWFT Read Mode — Write Port Flags Due to Read Operation

Signal	Latency
full	$1 \text{ rd_clk} + (N+3) \text{ wr_clk}$
almost_full	$1 \text{ rd_clk} + (N+4) \text{ wr_clk}$
prog_full	$1 \text{ rd_clk} + (N+5) \text{ wr_clk}$
wr_ack	N/A
overflow	N/A
wr_data_count	$1 \text{ rd_clk} + (N+3) \text{ wr_clk}$

The following table defines the read port flags update latency due to a write operation. N is the number of synchronization stages. In this example, N is 2.

Table: FWFT Read Mode — Read Port Flags Due to Write Operation

Signal	Latency
empty	1 wr_clk + (N+4) rd_clk
almost_empty	1 wr_clk + (N+4) rd_clk
prog_empty	1 wr_clk + (N+3) rd_clk
data_valid	1 wr_clk + (N+4) rd_clk
underflow	N/A
rd_data_count	1 wr_clk + (N+4) rd_clk

Port Descriptions

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
almost_empty	Output	1	rd_clk	LEVEL-SENSITIVE	Do Not Care	Almost Empty: When asserted, this signal indicates that only one more read can be performed before the FIFO goes to empty.
almost_full	Output	1	wr_clk	LEVEL-SENSITIVE	Do Not Care	Almost Full: When asserted, this signal indicates that only one more write can be performed before the FIFO is full.
data_valid	Output	1	rd_clk	LEVEL-SENSITIVE	Do Not Care	Read Data Valid: When asserted, this signal indicates that valid data is

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
						available on the output bus (dout).
dbiterr	Output	1	rd_clk	LEVEL_0	HIGH	Double Bit Error: Indicates that the ECC decoder detected a double-bit error and data in the FIFO core is corrupted.
din	Input	WRITE_DATA_WIDTH	rd_clk	ACTIVE		Write Data: The input data bus used when writing the FIFO.
dout	Output	READ_DATA_WIDTH	rd_clk	ACTIVE		Read Data: The output data bus is driven when reading the FIFO.
empty	Output	1	rd_clk	LEVEL_0	HIGH	Empty Flag: When asserted, this signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
full	Output	1	wr_clk	LEVEL_0	HIGH	Full Flag: When asserted, this signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
injectdbiterr	Input	1	wr_clk	LEVEL_0	HIGH	Double Bit Error Injection: Injects a double bit error if

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
						the ECC feature is used on block RAMs or UltraRAM macros.
injectsbiterr	Input	1	wr_clk	LEVEL_0	HIGH	Single Bit Error Injection: Injects a single bit error if the ECC feature is used on block RAMs or UltraRAM macros.
overflow	Output	1	wr_clk	LEVEL_0	HIGH	Overflow: This signal indicates that a write request (wren) during the prior clock cycle was rejected, because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
prog_empty	Output	1	rd_clk	LEVEL_0	HIGH	Programmable Empty: This signal is asserted when the number of words in the FIFO is less than or equal to the programmable empty threshold value. It is de-asserted when the number of words in the FIFO exceeds the programmable empty threshold value.
prog_full	Output	1	wr_clk	LEVEL_0	HIGH	Programmable Full: This signal is asserted when the number of words in the FIFO is greater than or equal to the programmable full threshold value.

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
						It is de-asserted when the number of words in the FIFO is less than the programmable full threshold value.
rd_clk	Input	1	NA	EDGE_RISING	Assert	Read clock: Used for read operation. rd_clk must be a free running clock.
rd_data_count	Output	RD_DATA_COUNT_WIDTH	NA	Don't Care	Assert	Read Data Count: This bus indicates the number of words read from the FIFO.
rd_en	Input	1	rd_clk	LEVEL_ACTIVE	Assert	Read Enable: If the FIFO is not empty, asserting this signal causes data (on dout) to be read from the FIFO. <ul style="list-style-type: none"> Must be held active-low when rd_rst_busy is active high.
rd_rst_busy	Output	1	rd_clk	LEVEL_ACTIVE	Assert	Read Reset Busy: Active-High indicator that the FIFO read domain is currently in a reset state.
rst	Input	1	wr_clk	LEVEL_ACTIVE	Assert	Reset: Must be synchronous to wr_clk. The clock(s) can be unstable at the time of applying reset, but reset must be released only after the clock(s) is/are stable.

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
sbiterr	Output	1	rd_clk	LEVEL_0	Do Not Care	Single Bit Error: Indicates that the ECC decoder detected and fixed a single-bit error.
sleep	Input	1	NA	LEVEL_0	HIGH	Dynamic power saving: If sleep is High, the memory/fifo block is in power saving mode.
underflow	Output	1	rd_clk	LEVEL_0	Do Not Care	Underflow: Indicates that the read request (rd_en) during the previous clock cycle was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack	Output	1	wr_clk	LEVEL_0	Do Not Care	Write Acknowledge: This signal indicates that a write request (wr_en) during the prior clock cycle is succeeded.
wr_clk	Input	1	NA	EDGE_0	RISE	Write clock: Used for write operation. wr_clk must be a free running clock.
wr_data_count	Output	WR_DATA_COUNT_WIDTH	rd_clk	Do Not Care	Do Not Care	Write Data Count: This bus indicates the number of words written into the FIFO.
wr_en	Input	1	wr_clk	LEVEL_0	HIGH	Write Enable: If the FIFO is not full, asserting this signal causes data (on din) to be written to the FIFO.

Port	Direction	Width	Domain	Sense	Handling if Unused	Function
						<ul style="list-style-type: none">Must be held active-low when rst or wr_rst_busy is active high.
wr_rst_busy	Output	1	wr_clk	LEVEL-SENSITIVE	Active-High	Write Reset Busy: Active-High indicator that the FIFO write domain is currently in a reset state.

Design Entry Method

Instantiation	Yes
Inference	No
IP and IP Integrator Catalog	No

Available Attributes

Attribute	Values	Description
CASCADE_HEIGHT	0-64	Cascade Height, Allow Vivado Synthesis to choose. For more - Vivado Synthesis sets the specified value as Cascade Height. 64
DECODE_STAGES	8-16	Number of synchronization stages on the CDC path to 8 <ul style="list-style-type: none">Must be < 5 if FIFO_WRITE_DEPTH = 16
ENABLE_RESET_VALUE	0-1	Enable reset value on a path.
EN_ECC	"no_ecc" "en_ecc"	Decode ECC <ul style="list-style-type: none">"no_ecc" - Disables ECC"en_ecc" - Enables both ECC Encoder and Decoder

Property Values	Description
NOTE: ECC_MODE should be "no_ecc" if FIFO_MEMORY_TYPE is set to "auto". Violating this may result in incorrect behavior.	<p>WARNING_ASSERT_ERR</p> <ul style="list-style-type: none"> • "warning" - Report warning message for FIFO overflow and underflow in simulation. • "error" - Report error message for FIFO overflow and underflow in simulation. • "fatal" - Report fatal message for FIFO overflow and underflow in simulation.
<p>FIFO_MEMORY_TYPE</p> <p>Block RAM or Ultra RAM primitive (resource type) to use.</p> <p>"block",</p> <ul style="list-style-type: none"> • "auto" - Allow Vivado Synthesis to choose • "distributed" - Distributed RAM FIFO <p>NOTE: There may be a behavior mismatch if Block RAM or Ultra RAM specific features, like ECC or Asymmetry, are selected with FIFO_MEMORY_TYPE set to "auto".</p>	<p>FIFO_READ_DEPTH</p> <p>Number of output FIFO stages in the read data path.</p> <p>to 10</p> <ul style="list-style-type: none"> • If READ_MODE = "fwft", then the only applicable value is 0.
<p>FIFO_WRITE_DEPTH</p> <p>FIFO Write Depth, must be power of two.</p> <p>to 4194304</p> <ul style="list-style-type: none"> • In standard READ_MODE, the effective depth = FIFO_WRITE_DEPTH-1 • In First-Word-Fall-Through READ_MODE, the effective depth = FIFO_WRITE_DEPTH+1 <p>NOTE: The maximum FIFO size (width x depth) is limited to 150-Megabits.</p>	<p>FULL_RESET_VALUE</p> <p>Initial value of prog_full to FULL_RESET_VALUE during reset</p> <p>to 1</p>

Register Values	Description
<p>PROG_EMPTY_THRESH Defines the minimum threshold Defines the minimum number of read words in the FIFO at or below which prog_empty is asserted.</p> <p>4194301</p> <ul style="list-style-type: none"> Min_Value = $3 + (\text{READ_MODE_VAL} * 2)$ Max_Value = $(\text{FIFO_WRITE_DEPTH} - 3) - (\text{READ_MODE_VAL} * 2)$ <p>If READ_MODE = "std", then READ_MODE_VAL = 0; Otherwise READ_MODE_VAL = 1.</p> <p>NOTE: The default threshold value is dependent on default FIFO_WRITE_DEPTH value. If FIFO_WRITE_DEPTH value is changed, ensure the threshold value is within the valid range though the programmable flags are not used.</p>	
<p>PROG_FULL_THRESH Defines the maximum threshold Defines the maximum number of write words in the FIFO at or above which prog_full is asserted.</p> <p>4194301</p> <ul style="list-style-type: none"> Min_Value = $3 + (\text{READ_MODE_VAL} * 2 * (\text{FIFO_WRITE_DEPTH} / \text{FIFO_READ_DEPTH})) + \text{CDC_SYNC_STAGES}$ Max_Value = $(\text{FIFO_WRITE_DEPTH} - 3) - (\text{READ_MODE_VAL} * 2 * (\text{FIFO_WRITE_DEPTH} / \text{FIFO_READ_DEPTH}))$ <p>If READ_MODE = "std", then READ_MODE_VAL = 0; Otherwise READ_MODE_VAL = 1.</p> <p>NOTE: The default threshold value is dependent on default FIFO_WRITE_DEPTH value. If FIFO_WRITE_DEPTH value is changed, ensure the threshold value is within the valid range though the programmable flags are not used.</p>	
<p>PROG_READ_COUNT_WIDTH Defines the count of data Defines the count of data_count. To reflect the correct value, the width should be $\log_2(\text{FIFO_READ_DEPTH}) + 1$.</p> <p>23</p> <ul style="list-style-type: none"> FIFO_READ_DEPTH = $\text{FIFO_WRITE_DEPTH} * \text{WRITE_DATA_WIDTH} / \text{READ_DATA_WIDTH}$ 	
<p>READ_DATA_WIDTH Defines the width of the read data port, dout Defines the width of the read data port, dout to</p> <p>4096</p>	

Property Name	Default Value	Description
WRITE_DATA_WIDTH	32	<ul style="list-style-type: none"> Write and read width aspect ratio must be 1:1, 1:2, 1:4, 1:8, 8:1, 4:1 and 2:1 For example, if WRITE_DATA_WIDTH is 32, then the READ_DATA_WIDTH must be 32, 64, 128, 256, 16, 8, 4. <p>NOTE:</p> <ul style="list-style-type: none"> READ_DATA_WIDTH should be equal to WRITE_DATA_WIDTH if FIFO_MEMORY_TYPE is set to "auto". Violating this may result incorrect behavior. The maximum FIFO size (width x depth) is limited to 150-Megabits.
READ_MODE	"std"	<ul style="list-style-type: none"> "std"- standard read mode "fwft"- First-Word-Fall-Through read mode
rd_clk	rd_clk	<p>If rd_clk and wr_clk are related having the same source but different clock ratios</p> <p>1</p>
ENABLE_MESSAGE_REPORTING	0	<p>0- Disable simulation message reporting. Messages related to potential misuse will not be reported.</p> <p>1- Enable simulation message reporting. Messages related to potential misuse will be reported.</p>
ENABLE_OVERFLOW	0	<p>0- Disable overflow features. Host_empty, rd_data_count, prog_empty, underflow, wr_ack, almost_full, wr_data_count, prog_full, overflow features.</p>

Parameter Values	Description
	<ul style="list-style-type: none"> Setting USE_ADV_FEATURES[0] to 1 enables overflow flag; Default value of this bit is 1 Setting USE_ADV_FEATURES[1] to 1 enables prog_full flag; Default value of this bit is 1 Setting USE_ADV_FEATURES[2] to 1 enables wr_data_count; Default value of this bit is 1 Setting USE_ADV_FEATURES[3] to 1 enables almost_full flag; Default value of this bit is 0 Setting USE_ADV_FEATURES[4] to 1 enables wr_ack flag; Default value of this bit is 0 Setting USE_ADV_FEATURES[8] to 1 enables underflow flag; Default value of this bit is 1 Setting USE_ADV_FEATURES[9] to 1 enables prog_empty flag; Default value of this bit is 1 Setting USE_ADV_FEATURES[10] to 1 enables rd_data_count; Default value of this bit is 1 Setting USE_ADV_FEATURES[11] to 1 enables almost_empty flag; Default value of this bit is 0 Setting USE_ADV_FEATURES[12] to 1 enables data_valid flag; Default value of this bit is 0
<p>WAKEUP_TIME</p> <p>to 2</p> <ul style="list-style-type: none"> 0 - Disable sleep 2 - Use Sleep Pin <p>NOTE: WAKEUP_TIME should be 0 if FIFO_MEMORY_TYPE is set to "auto". Violating this may result incorrect behavior.</p>	
<p>FIFO_WRITE_DEPTH</p> <p>to 23</p> <p>Reflects the width of the write data port, din. To reflect the correct value, the width should be $\log_2(\text{FIFO_WRITE_DEPTH}) + 1$.</p>	
<p>WRITE_DATA_WIDTH</p> <p>to 4096</p> <p>Width of the write data port, din</p> <ul style="list-style-type: none"> Write and read width aspect ratio must be 1:1, 1:2, 1:4, 1:8, 8:1, 4:1 and 2:1 For example, if WRITE_DATA_WIDTH is 32, then the READ_DATA_WIDTH must be 32, 64, 128, 256, 16, 8, 4. 	

Parameter Values	Description
NOTE:	
<ul style="list-style-type: none"> WRITE_DATA_WIDTH should be equal to READ_DATA_WIDTH if FIFO_MEMORY_TYPE is set to "auto". Violating this may result in incorrect behavior. The maximum FIFO size (width x depth) is limited to 150-Megabits. 	

VHDL Instantiation Template

```
-- xpm_fifo_async: Asynchronous FIFO
-- Xilinx Parameterized Macro, version 2025.1

xpm_fifo_async_inst : xpm_fifo_async
generic map (
    CASCADE_HEIGHT => 0,           -- DECIMAL
    CDC_SYNC_STAGES => 2,          -- DECIMAL
    DOUT_RESET_VALUE => "0",       -- String
    ECC_MODE => "no_ecc",          -- String
    EN_SIM_ASSERT_ERR => "warning", -- String
    FIFO_MEMORY_TYPE => "auto",    -- String
    FIFO_READ_LATENCY => 1,        -- DECIMAL
    FIFO_WRITE_DEPTH => 2048,      -- DECIMAL
    FULL_RESET_VALUE => 0,         -- DECIMAL
    PROG_EMPTY_THRESH => 10,      -- DECIMAL
    PROG_FULL_THRESH => 10,       -- DECIMAL
    RD_DATA_COUNT_WIDTH => 1,     -- DECIMAL
    READ_DATA_WIDTH => 32,        -- DECIMAL
    READ_MODE => "std",           -- String
    RELATED_CLOCKS => 0,         -- DECIMAL
    SIM_ASSERT_CHK => 0,          -- DECIMAL; 0=disable simulation
    messages, 1=enable simulation messages
    USE_ADV_FEATURES => "0707",   -- String
    WAKEUP_TIME => 0,            -- DECIMAL
    WRITE_DATA_WIDTH => 32,       -- DECIMAL
    WR_DATA_COUNT_WIDTH => 1     -- DECIMAL
)
port map (
```

`almost_empty => almost_empty,` -- 1-bit output: Almost Empty :
When asserted, this signal indicates that only one more read can be performed

`empty.`
-- before the FIFO goes to empty.

`almost_full => almost_full,` -- 1-bit output: Almost Full:
When asserted, this signal indicates that only one more write can be performed

-- before the FIFO is full.

`data_valid => data_valid,` -- 1-bit output: Read Data Valid:
When asserted, this signal indicates that valid data is available on the

-- output bus (dout).

`dbiterr => dbiterr,` -- 1-bit output: Double Bit Error:
Indicates that the ECC decoder detected a double-bit error and data in the

-- FIFO core is corrupted.

`dout => dout,` -- READ_DATA_WIDTH-bit output:
Read Data: The output data bus is driven when reading the FIFO.

`empty => empty,` -- 1-bit output: Empty Flag:
When asserted, this signal indicates that the FIFO is empty. Read requests are

-- ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.

`full => full,` -- 1-bit output: Full Flag: When asserted, this signal indicates that the FIFO is full. Write requests are

-- ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents

-- of the FIFO.

`overflow => overflow,` -- 1-bit output: Overflow: This signal indicates that a write request (wren) during the prior clock cycle was

-- rejected, because the FIFO is

```

prog_empty => prog_empty,          -- 1-bit output: Programmable
Empty: This signal is asserted when the number of words in the FIFO
is less than

                                -- or equal to the programmable
empty threshold value. It is de-asserted when the number of words
in the FIFO

                                -- exceeds the programmable
empty threshold value.

```

```

    prog_full => prog_full,          -- 1-bit output: Programmable
Full: This signal is asserted when the number of words in the FIFO
is greater

                                -- than or equal to the
programmable full threshold value. It is de-asserted when the
number of words in the

                                -- FIFO is less than the
programmable full threshold value.

```

```
rd_data_count => rd_data_count, -- RD_DATA_COUNT_WIDTH-bit
output: Read Data Count: This bus indicates the number of words
read from the FIFO.
```

```
rd_rst_busy => rd_rst_busy,      -- 1-bit output: Read Reset
Busy: Active-High indicator that the FIFO read domain is currently
in a reset state.
```

`sbiterr => sbiterr,` `-- 1-bit output: Single Bit`
 Error: Indicates that the ECC decoder detected and fixed a single-bit error.

```

underflow => underflow,          -- 1-bit output: Underflow:
Indicates that the read request (rd_en) during the previous clock
cycle was

                                -- rejected because the FIFO is
empty. Under flowing the FIFO is not destructive to the FIFO.

```

```
    wr_ack => wr_ack,           -- 1-bit output: Write
Acknowledge: This signal indicates that a write request (wr_en)
during the prior clock

                                -- cycle is succeeded.
```

```
wr_data_count => wr_data_count, -- WR DATA COUNT WIDTH-bit
```


output: Write Data Count: This bus indicates the number of words written into the

-- FIFO.

wr_rst_busy => wr_rst_busy, -- 1-bit output: Write Reset Busy: Active-High indicator that the FIFO write domain is currently in a reset

-- state.

din => din, -- WRITE_DATA_WIDTH-bit input:
Write Data: The input data bus used when writing the FIFO.

injectdbiterr => injectdbiterr, -- 1-bit input: Double Bit Error Injection: Injects a double bit error if the ECC feature is used on block RAMs

-- or UltraRAM macros.

injectsbiterr => injectsbiterr, -- 1-bit input: Single Bit Error Injection: Injects a single bit error if the ECC feature is used on block RAMs

-- or UltraRAM macros.

rd_clk => rd_clk, -- 1-bit input: Read clock: Used for read operation. rd_clk must be a free running clock.

rd_en => rd_en, -- 1-bit input: Read Enable: If the FIFO is not empty, asserting this signal causes data (on dout) to be read

-- from the FIFO. Must be held active-low when rd_rst_busy is active high.

rst => rst, -- 1-bit input: Reset: Must be synchronous to wr_clk. The clock(s) can be unstable at the time of applying

-- reset, but reset must be released only after the clock(s) is/are stable.

sleep => sleep, -- 1-bit input: Dynamic power saving: If sleep is High, the memory/fifo block is in power saving mode.

wr_clk => wr_clk, -- 1-bit input: Write clock:
Used for write operation. wr_clk must be a free running clock.

wr_en => wr_en -- 1-bit input: Write Enable: If the FIFO is not full, asserting this signal causes data (on din) to

be written

-- to the FIFO. Must be held
active-low when rst or wr_rst_busy is active high.

);

-- End of xpm_fifo_async_inst instantiation

Verilog Instantiation Template

```
// xpm_fifo_async: Asynchronous FIFO
// Xilinx Parameterized Macro, version 2025.1

xpm_fifo_async #(
    .CASCADE_HEIGHT(0),           // DECIMAL
    .CDC_SYNC_STAGES(2),         // DECIMAL
    .DOUT_RESET_VALUE("0"),      // String
    .ECC_MODE("no_ecc"),         // String
    .EN_SIM_ASSERT_ERR("warning"), // String
    .FIFO_MEMORY_TYPE("auto"),    // String
    .FIFO_READ_LATENCY(1),        // DECIMAL
    .FIFO_WRITE_DEPTH(2048),      // DECIMAL
    .FULL_RESET_VALUE(0),        // DECIMAL
    .PROG_EMPTY_THRESH(10),       // DECIMAL
    .PROG_FULL_THRESH(10),       // DECIMAL
    .RD_DATA_COUNT_WIDTH(1),      // DECIMAL
    .READ_DATA_WIDTH(32),        // DECIMAL
    .READ_MODE("std"),           // String
    .RELATED_CLOCKS(0),          // DECIMAL
    .SIM_ASSERT_CHK(0),          // DECIMAL; 0=disable simulation
    messages, 1=enable simulation messages
    .USE_ADV_FEATURES("0707"),    // String
    .WAKEUP_TIME(0),             // DECIMAL
    .WRITE_DATA_WIDTH(32),       // DECIMAL
    .WR_DATA_COUNT_WIDTH(1)      // DECIMAL
)
xpm_fifo_async_inst (
    .almost_empty(almost_empty), // 1-bit output: Almost Empty :
    When asserted, this signal indicates that only one more read can be
```

performed

// before the FIFO goes to empty.

.almost_full(almost_full), // 1-bit output: Almost Full:

When asserted, this signal indicates that only one more write can be performed

// before the FIFO is full.

.data_valid(data_valid), // 1-bit output: Read Data Valid:

When asserted, this signal indicates that valid data is available on the

// output bus (dout).

.dbiterr(dbiterr), // 1-bit output: Double Bit

Error: Indicates that the ECC decoder detected a double-bit error and data in the

// FIFO core is corrupted.

.dout(dout), // READ_DATA_WIDTH-bit output:

Read Data: The output data bus is driven when reading the FIFO.

.empty(empty), // 1-bit output: Empty Flag: When

asserted, this signal indicates that the FIFO is empty. Read requests are

// ignored when the FIFO is

empty, initiating a read while empty is not destructive to the FIFO.

.full(full), // 1-bit output: Full Flag: When

asserted, this signal indicates that the FIFO is full. Write requests are

// ignored when the FIFO is full,

initiating a write when the FIFO is full is not destructive to the contents of

// the FIFO.

.overflow(overflow), // 1-bit output: Overflow: This

signal indicates that a write request (wren) during the prior clock cycle was

// rejected, because the FIFO is

full. Overflowing the FIFO is not destructive to the contents of the FIFO.

`.prog_empty(prog_empty),` // 1-bit output: Programmable Empty: This signal is asserted when the number of words in the FIFO is less than

// or equal to the programmable empty threshold value. It is de-asserted when the number of words in the FIFO

// exceeds the programmable empty threshold value.

`.prog_full(prog_full),` // 1-bit output: Programmable Full: This signal is asserted when the number of words in the FIFO is greater than

// or equal to the programmable full threshold value. It is de-asserted when the number of words in the FIFO is

// less than the programmable full threshold value.

`.rd_data_count(rd_data_count),` // RD_DATA_COUNT_WIDTH-bit output: Read Data Count: This bus indicates the number of words read from the FIFO.

`.rd_rst_busy(rd_rst_busy),` // 1-bit output: Read Reset Busy: Active-High indicator that the FIFO read domain is currently in a reset state.

`.sbiterr(sbiterr),` // 1-bit output: Single Bit Error: Indicates that the ECC decoder detected and fixed a single-bit error.

`.underflow(underflow),` // 1-bit output: Underflow: Indicates that the read request (`rd_en`) during the previous clock cycle was rejected

// because the FIFO is empty.
Under flowing the FIFO is not destructive to the FIFO.

`.wr_ack(wr_ack),` // 1-bit output: Write Acknowledge: This signal indicates that a write request (`wr_en`) during the prior clock

// cycle is succeeded.

`.wr_data_count(wr_data_count),` // WR_DATA_COUNT_WIDTH-bit output: Write Data Count: This bus indicates the number of words written into the

// FIFO.

```
.wr_rst_busy(wr_rst_busy),      // 1-bit output: Write Reset
Busy: Active-High indicator that the FIFO write domain is currently
in a reset

// state.
```

```
.din(din),                      // WRITE_DATA_WIDTH-bit input:
Write Data: The input data bus used when writing the FIFO.
.injectdbiterr(injectdbiterr), // 1-bit input: Double Bit Error
Injection: Injects a double bit error if the ECC feature is used on
block RAMs

// or UltraRAM macros.
```

```
.injectsbiterr(injectsbiterr), // 1-bit input: Single Bit Error
Injection: Injects a single bit error if the ECC feature is used on
block RAMs

// or UltraRAM macros.
```

```
.rd_clk(rd_clk),                // 1-bit input: Read clock: Used
for read operation. rd_clk must be a free running clock.
.rd_en(rd_en),                  // 1-bit input: Read Enable: If
the FIFO is not empty, asserting this signal causes data (on dout)
to be read

// from the FIFO. Must be held
active-low when rd_rst_busy is active high.
```

```
.rst(rst),                      // 1-bit input: Reset: Must be
synchronous to wr_clk. The clock(s) can be unstable at the time of
applying

// reset, but reset must be
released only after the clock(s) is/are stable.
```

```
.sleep(sleep),                  // 1-bit input: Dynamic power
saving: If sleep is High, the memory/fifo block is in power saving
mode.
```

```
.wr_clk(wr_clk),                // 1-bit input: Write clock: Used
for write operation. wr_clk must be a free running clock.
.wr_en(wr_en)                   // 1-bit input: Write Enable: If
the FIFO is not full, asserting this signal causes data (on din) to
be written

// to the FIFO. Must be held
active-low when rst or wr_rst_busy is active high.
```

```
);
```

```
// End of xpm_fifo_async_inst instantiation
```

Related Information

- *XPM FIFO Testbench File* ([xpm-fifo-testbench.zip](#))