## Synchronous 4 bit upDown binary counter

```
Tuesday, April 13, 2021
                     4:08 PM
library IEEE;
                                                                     dataIn[3_0]
use IEEE.STD LOGIC 1164.all;
                                                                       enable
use IEEE.NUMERIC STD.all;
entity CounterUpDown4 is
                                                                                                                   s_count~[7..4]
                                                                                    1'h0 CIN Add1
                                                                                                      s_count~[3..0]
      port( clk : in std logic;
                                                                                           OUT[3..0]
                reset : in std logic;
                                                                                  4'h1 B[3..0]
               upDown : in std logic;
                                                                                    1'h0 CIN Add0
                 load : in std logic;
                                                                                     A[4..0] OUT[4..0]
                                                                                  5'h1d B[4..0]
               enable : in std logic;
               dataIn : in std logic vector(3 downto 0);
                count : out std logic vector(3 downto 0));
      end CounterUpDown4;
architecture Behavioral of CounterUpDown4 is
signal s count : unsigned(3 downto 0);
begin
      process( clk)
             begin
             if( rising edge(clk) ) then
                                                                                         Notice:
                    if (reset = '1') then s count <= (others => '0');

    Reset initialization

                    elsif (load = '1') then s count <= unsigned(dataIn);</pre>

    The Load/Enable/Count flow in the

                    elsif (enable = '1') then
                                                                                              process
                           if (upDown = '1') then
                                  s count <= s count - 1;
                           else
                                  s count <= s count + 1;
                           end if;
                    end if;
             end if;
      end process;
      count <= std logic vector(s count);</pre>
end Behavioral;
    Master Time Bar: 0 ps
                                                                               Interval: 386.45 ns
                                                                                                               Start:
```

s\_count~[11..8]

s\_count~[15..12]

\_\_\_\_\_\_ count[3..0]

s\_count[3..0]

