Multiplexer Exercises

```
23 de março de 2021
                        12:53
```

74153 TRUTH TABLE

```
1GN
                                  1Y
            В
                       Α
            Χ
                       Χ
 1
                                  0
 0
            0
                       0
                                  CO
 0
            0
                       1
                                  C1
            1
                                  C2
                                  C3
 0
            1
```

Exercise 2

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Mux4 1 is
  port(sel : in std logic vector(1 downto 0) ;
       inputs: in std logic vector(3 downto 0);
       muxOut : out std logic);
end Mux4 1;
architecture Mux Proc case of Mux4 1 is
begin
  process(sel, inputs)
  begin
    case sel is
           when "00" => muxOut <= inputs(0);
           when "01" => muxOut <= inputs(1);
           when "10" => muxOut <= inputs(2);
           when "11" => muxOut <= inputs(3);
           when others => muxOut <= 'X';
      end case;
  end process;
end Mux Proc case;
Exercise 3
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Mux2 1 is
  port(selector : in std logic ;
       input0 : in std logic vector(3 downto 0);
       input1 : in std logic vector(3 downto 0);
       finalOut :out std logic vector(3 downto 0););
end Mux2 1;
architecture Behavioral of Mux2 1 is
begin
  finalout <= input1 when(selector= '1') else
              input1;
end Behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Mux8 1 is
  port(select1 : in std_logic;
       select2 : in std logic;
       select3 : in std logic;
       a, b, c, d, e, f, g, h: in std logic vector(3 downto 0);
       i, j, k, l, m, n : buffer std logic vector(3 downto 0);
       s : out std logic);
end Mux8 1;
architecture Structural of Mux8 1 is
begin
  MUX0: entity work.Mux2 1
             port map (selector => select1,
                       input0 => a,
                        input1 => b,
                        finalout => i);
MUX1: entity work.Mux2 1
             port map (selector => select1,
                       input0 => c,
                        input1 => d,
                        finalout => j);
MUX2: entity work.Mux2 1
             port map (selector => select1,
                       input0 => e,
                        input1 => f,
                        finalout => k);
MUX3: entity work.Mux2 1
             port map (selector => select1,
                       input0 => q,
                        input1 => h,
                        finalout => 1);
MUX4: entity work.Mux2 1
             port map (selector => select2,
                       input0 => i,
                        input1 => j
                        finalout => m);
MUX5: entity work.Mux2 1
             port map (selector => select2,
                       input0 => k,
```

end Structural;

MUX6: entity work.Mux2 1

input1 => 1,

port map (selector => select3,

input0 => m,

input1 \Rightarrow n,

finalout => n);

finalout => s);