Decoder VDHL descriptions

Tuesday, March 16, 2021 1:26 PM

Alternative VHDL descriptions for DECODERS

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Dec2 4En is
    port(enable : in std logic;
         inputs : in std logic vector(1 downto 0);
         outputs : out std logic vector(3 downto 0));
end Dec2 4En;
architecture BehavEquations of Dec2 4En is
begin
    outputs(0) <= enable and (not inputs(1)) and (not inputs(0));
    outputs(1) <= enable and (not inputs(1)) and ( inputs(0));
    outputs(2) <= enable and ( inputs(1)) and (not inputs(0));
    outputs(3) \leq enable and ( inputs(1)) and ( inputs(0));
end BehavEquations;
architecture BehavAssign1 of Dec2 4En is
signal ENINPUTS : std logic vector(2 downto 0);
begin
       ENINPUTS <= enable & inputs; -- concatenation
       with ENINPUTS select
                                  -- WITH
                                                        WHEN
       outputs <= "0001" when "100",
                  "0010" when "101",
             "0100" when "110",
             "1000" when "111",
             "0000" when others;
end BehavAssign1;
architecture BehavAssign2 of Dec2 4En is
Begin
    -- WHEN
              ElsE
    outputs \leftarrow "0000" when (enable = '0')
               "0001" when (inputs = "00")
               "0010" when (inputs = "01")
               "0100" when (inputs = "10")
               "1000";
end BehavAssign2;
architecture BehavProc of Dec2 4En is
begin
    process(enable, inputs)
   begin
       if (enable = '0') then -- IF can only be used inside processes
            outputs <= "0000";
        else
            if (inputs = "00") then
                outputs <= "0001";
            elsif (inputs = "01") then
                outputs <= "0010";
            elsif (inputs = "10") then
                outputs <= "0100";
            else
                outputs <= "1000";
            end if;
        end if;
    end process;
end BehavProc;
```

Truth Table

Enable	Input(1)	Input(0)	Output(3)	Output(2)	Output(1)	Output(0)
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	х	х	0	0	0	0

Logic Dlagram

Example Simulation

