Parametric Frequency Divider

Tuesday, April 13, 2021 5:48 PM

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
                                         Notice:
use IEEE.NUMERIC STD.all;

    K could be any positive

entity FreqDiv is
      generic(K : positive :=10);

    This a parametic but programmable

      port(reset : in std logic;
                                              freq. divider
            clkIn : in std logic;
              clkOut : out std logic);
end FreqDiv;
architecture Behavioral of FreqDiv is
                                                Notice:
signal s counter : natural;

    Implies a 32 bit counting component because

begin
      process(clkIn)
                                                     of the range of "natural" type.
      begin

    See the netlist

             if rising edge(clkIn) then
                   if ((reset = '1') or (s counter = K -
    then
                                 clkOut <= '0';
                                 s counter <= 0;
                    else
                          if (s counter = K/2 - 1) then
                                 clkOut <= '1';
                          end if;
                          s counter <= s counter + 1;
                    end if;
             end if;
      end process;
end Behavioral;
```



