Programmable Frequency Divider

```
Tuesday, April 13, 2021
                    6:43 PM
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC STD.all;
entity FreqDivProg is
generic(N : positive := 8);
      port(reset : in std logic;
      divFactor : in std logic vector(N-1 downto 0);
      clkIn : in std logic;
      clkOut : out std logic);
                                                            Notice:
End FreqDivProg;

    N bits counting internal component

architecture Behavioral of FreqDivProg is
      signal s divCounter : unsigned(N-1 downto 0);
begin
      process(clkIn)
      begin
            if (rising edge(clkIn)) then
                   if ((reset = '1') or (s divCounter >= unsigned(divFactor) - 1)) then
                         clkOut <= '0';
                         s divCounter <= (others => '0');
                   else
                         if (s divCounter = (unsigned(divFactor)/2 - 1)) then
                                clkOut <= '1';
                         end if;
                         s divCounter <= s divCounter + 1;</pre>
                   end if;
            end if;
      end process;
end Behavioral;
```

