Flip-Flop D

3:11 PM

end if;

end if;

```
Tuesday, April 13, 2021
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity FlipFlopD is
      port(clk : in std logic;
                                                    Synchronous Reset/Set. Reset has priority
              d : in std logic;
                    reset : in std logic;
                                                                               reset
                    set : in std logic;
              q : out std logic);
                                                                                               q~0
end FlipFlopD;
                                                                                                       1'h0 1
--architecture Behavioral of FlipFlopD is
                                                                                                                           q~reg0
                                                                                        1'h1 1
--begin
      process( clk )
                                                                                                                           >CLK
      begin
                                                                                                                       1'h0
            if (rising edge (clk) ) then
                                                                                                                          SCLR
                   if (reset = '1') then q <= '0'; -- sync reset
                   elsif (set = '1') then q <= '1'; -- sync set
                   else q \ll d;
```

Asynchronous Reset/Set. Reset has priority





