Multiplxer VHDL descriptions

```
Tuesday, March 16, 2021 3:34 PM
```

Alternative VHDL descriptions for 2:1 Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Mux2 1 is
 port(sel : in std logic;
       input0 : in std logic;
       input1 : in std logic;
       muxOut : out std logic);
end Mux2 1;
architecture Mux Proc of Mux2 1 is
begin
  process(sel, input0, input1)
 begin
   if (sel = '0') then
     muxOut <= input0;</pre>
    else
      muxOut <= input1;</pre>
    end if;
  end process;
end Mux Proc;
architecture Mux Proc case of Mux2 1 is
begin
  process(sel, input0, input1)
 begin
    case sel is
           when '0' => muxOut <= input0;</pre>
           when '1' => muxOut <= input1;</pre>
           when others => muxOut <= 'X'; -- Important, why?
    end case;
 end process;
end Mux Proc case;
-- Concurrent selection
architecture Mux with select of Mux2 1 is
begin
  with sel select
           muxOut <= input0 when '0',
                     input1 when '1',
                             when others; -- Important, why?
end Mux with select;
architecture Mux when of Mux2 1 is
begin
           muxOut <= input0 when sel = '0' else
                     input1 when sel = '1' else
end Mux when;
```

Alternative VHDL descriptions for 4:1 Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Mux4 1 is
  port(sel : in std logic vector(1 downto 0) ;
       inputs: in std logic vector(3 downto 0);
       muxOut : out std logic);
end Mux4 1;
architecture Mux Proc case of Mux4 1 is
begin
  process(sel, inputs)
  begin
    case sel is
           when "00" => muxOut <= inputs(0);
           when "01" => muxOut <= inputs(1);
           when "10" => muxOut <= inputs(2);
           when "11" => muxOut <= inputs(3);
           when others => muxOut <= 'X';</pre>
      end case;
  end process;
end Mux Proc case;
architecture Mux Proc of Mux4 1 is
begin
  process(sel, inputs)
  begin
    if
            (sel = "00") then muxOut <= inputs(0);
      elsif (sel = "01") then muxOut \leq inputs(1);
      elsif (sel = "10") then muxOut <= inputs(2);
      elsif (sel = "11") then muxOut \le inputs(3);
    else
      muxOut <= 'X';</pre>
    end if;
  end process;
end Mux Proc;
```

Example simulation

