Register with WE

```
Tuesday, April 13, 2021
                    3:28 PM
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity RegN is
      generic(n : natural := 8);
      port (clk : in std_logic;
            WEN : in std logic;
                   din : in std logic vector (n-1 downto 0);
                   dout : out std logic vector(n-1 downto 0));
end RegN;
architecture Behavioral of RegN is
begin
      process (clk, WEN)
      begin
            if rising edge(clk) then
                   if (WEN = '1') then
                         dout <= din;</pre>
                   end if;
            end if;
      end process;
end Behavioral;
```



