## Elementary Full-Adder VHDL model

```
Tuesday, March 23, 2021
                 4:23 PM
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity FullAdder is
     port(ai: in std logic;
          bi: in std logic;
          ci: in std logic;
          sum : out std logic;
          co : out std logic);
end FullAdder;
architecture DataFlow of FullAdder is
begin
     sum <= ai xor bi xor ci;</pre>
     co <= (ai and bi) or (ci and(ai or bi));
end DataFlow;
```

## **Truth Table**

ai	bi	ci	sum	со
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## **Equations**