Priority Encoders

```
Tuesday, March 16, 2021 4:44 PM
```

Example VHDL description for 4:2 Priority Encoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity PENC4 2 is
   port (decodeIn : in std logic vector(3 downto 0);
         encodeOut : out std logic vector(1 downto 0);
         validOut : out std logic);
end entity PENC4 2;
architecture Behavioral of PENC4 2 is
begin
   process (decodeIn)
     begin
                 decodeIn(3) = '1' then encodeOut <= "11";
           elsif decodeIn(2) = '1' then encodeOut <= "10";</pre>
elsif decodeIn(1) = '1' then encodeOut <= "01";
else encodeOut <= "00";</pre>
end if;
     end process;
           validOut <= '0' when decodeIn = "0000" else '1';</pre>
end architecture Behavioral;
```

Example simulation

