

UMC 110nm RFCMOS Al Advanced Enhancement Process 1P7M20K Psub Inductor SPICE DOCUMENT

**Version 0.2 Phase 1
2011/04/21**

Table of Contents

1	INTRODUCTION	5
1.1	Revision History	5
1.2	General Information.....	6
1.3	Device Structure	6
1.4	Model Usage	9
2	INDUCTORS	12
2.1	Silicon Wafer for modeling	12
2.2	Electrical Parameters	17
2.3	Inductor Model	18
3	APPENDIX.....	23
3.1	HSPICE Warning Message.....	23
3.2	ELDO Warning Message.....	23
3.3	SPECTRE Warning Message	23

List of Figures

Figure 1-1 Sample layout of Inductor8

Figure 2-1 The EM calibration result.....16

Figure 2-2 LQ plot of Spiral Inductor.....19

Figure 2-3 LQ plot of Symmetric Inductor.....20

Figure 2-4 LQ plot of Symmetric Inductor with Center Tap.....21

Figure 2-5 LQ plot of Stack Inductor22

List of Tables

Table 1-1 Revision history5

Table 2-1 Testkey list.....12

Table 3-1 HSPICE warning message.....23

Table 3-2 Eldo warning message23

Table 3-3 Spectre warning message23

1 Introduction

1.1 Revision History

Table 1-1 Revision history

Version	Date	Owner	Comment
V0.2p1	04/21/2011	Ji Wei Hsu	Original release of models for 2.0um metal7 inductors based on EM simulation

1.2 General Information

This document describes RF (Radio Frequency) inductor SPICE models. The planar inductors (spiral and symmetric) are built on the metal 6~7 and stack inductor is built on metal 1~5 of UMC's L110 process.

The compact model is provided in various formats. It should be noted that the model has been verified on different simulators of the specific versions listed below and the simulation results from other versions of the simulators might be different.

The inductor models in this document are generated based on intensive EM (Electromagnetic) simulation. The EM simulation is well-calibrated based DSM data to ensure EM simulation accurately predicts capacitor performance.


The models should be used in conjunction with UMC capacitor Pcells (Programmable layout Cell) provided in UMC MM/RF FDK (Foundry Design Kit). The models may not be valid if the capacitor layout is different from UMC Pcell.

In current release, 3 major commercial simulators (Cadence's SPECTRE, Synopsys' HSPICE and Mentor Graphics' ELDO) are supported.


It is suggested to read the model document firstly to understand the model usage and limitation before using the models.

1.3 Device Structure

The planar inductors are built on the top 2 metal layers (metal 6~7) to reduce the resistance and the coupling to substrate. The stack inductors are built on metal 1~5 to increase the number of windings.



(a) Example of spiral inductor



(b) Example of symmetric inductor





Figure 1-1 Sample layout of Inductor

The device with guard ring is enclosed by CAD layer "RFSYMBOL".

1.4 Model Usage

It should be noted that the model has been verified on different simulators of the specific versions listed below and the simulation results from other versions of simulator might be different.

Synopsys HSPICE release 2007.09
Cadence SPECTRE version 6.2.1.299
Mentor Graphics ELDO version 6.11_1.1

To cope with the impact of process variations on circuit performance, worst-case models are provided along with the typical case and they are listed below.

FF: minimum Q value
TT: typical Q value
SS: maximum Q value

Follow the description for net-list of inductors, and these steps to invoke the model file during simulation.

For Hspice

- Copy ModelFileName.lib & ModelFileName.mdl into your simulation directory.
- Add the following statement in the input netlist to the simulator
.lib "/ModelFileName.lib" CornerSection
, where CornerSection could be FF, TT, SS.
- Follow the example below to call the model

Example 1: For Spiral Inductor (Refer to Figure 1-1 (a))
x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4.5

Example 2: For Symmetric Inductor (Refer to Figure 1-1 (b))
x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4

Example 3: For Symmetric Inductor with Center Tap (Refer to Figure 1-1 (c))
x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4

Example 4: For Stack Inductor (Refer to Figure 1-1 (d))
x1 top bottom psub DeviceName od=45u w=2u s=0.28u nt=4.5 bm=3 ns=2.5

For Cadence Spectre

- Copy ModelFileName.lib.scs & ModelFileName.mdl.scs into your simulation directory.
- Add the following statement in the input netlist to the simulator
include "/ModelFileName.lib.scs" section=CornerSection

, where CornerSection could be FF, TT, SS.

-Follow the example below to call the model

Example 1: For Spiral Inductor (Refer to Figure 1-1 (a))

x1 (outer inner psub) DeviceName od=200u w=8u s=2.23u nt=4.5

Example 2: For Symmetric Inductor (Refer to Figure 1-1 (b))

x1 (outer inner psub) DeviceName od=200u w=8u s=2.23u nt=4

Example 3: For Symmetric Inductor with Center Tap (Refer to Figure 1-1 (c))

x1 (outer inner psub) DeviceName od=200u w=8u s=2.23u nt=4

Example 4: For Stack Inductor (Refer to Figure 1-1 (d))

x1 (top bottom psub) DeviceName od=45u w=2u s=0.28u nt=4.5 bm=3 ns=2.5

For Mentor Graphics Eldo

-Copy ModelFileName.lib.eldo & ModelFileName.mdl.eldo into your simulation directory.

-Add the following statement in the input netlist to the simulator

.lib "/ModelFileName.lib.eldo" CornerSection

, where CornerSection could be FF, TT, SS.

-Follow the example below to call the model

Example 1: For Spiral Inductor (Refer to Figure 1-1 (a))

x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4.5

Example 2: For Symmetric Inductor (Refer to Figure 1-1 (b))

x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4

Example 3: For Symmetric Inductor with Center Tap (Refer to Figure 1-1 (c))

x1 outer inner psub DeviceName od=200u w=8u s=2.23u nt=4

Example 4: For Stack Inductor (Refer to Figure 1-1 (d))

x1 top bottom psub DeviceName od=45u w=2u s=0.28u nt=4.5 bm=3 ns=2.5

DeviceName & ModelFilename Table

As stated above that one scalable model is provided and this model is valid within the following geometry ranges. Device behavior beyond these ranges may not be well described by the model and is not guaranteed.

Geometry range:

For Spiral Inductors:

Outer diameter (od): 75 ~ 299 um (Before shrinkage)

metal width (w): 2.23 ~ 9.7 um (Before shrinkage)

metal spacing (s): 2.23 ~ 5 um (Before shrinkage)

number of turn (nt): 1.5, 2.5, 3.5, 4.5, 5.5, 6.5, 7.5

For Symmetric Inductors:

Outer diameter (od): 75 ~ 299 um (Before shrinkage)

metal width (w): 2.23 ~ 9.7 um (Before shrinkage)

metal spacing (s): 2.23 ~ 5 um (Before shrinkage)

number of turn (nt): 2 ~ 7 (Integer only)

For Stack Inductors:

Outer diameter (od): 45 ~ 75 um (Before shrinkage)

metal width (w): 2 ~ 3 um (Before shrinkage)

metal spacing (s): 0.28 ~ 0.4 um (Before shrinkage)

number of turn (nt): 1.5, 2.5, 3.5, 4.5, 5.5

bottom metal layer (bm): 1, 2, 3, 4,

number of metal stack (ns): 2 ~ (5- bm) . if bm=1, ns can be “even” only for routing issue

Geometry constrains:

Because this model should be used in conjunction with UMC transformer Pcells provided in UMC MM/RF FDK. In order to make transformer layout no DRC error, the following rule needs to be satisfied.

For Spiral Inductors:

$$od - 2 * (nt - 0.5) * s - 2 * (nt + 0.5) * w > 30e - 6$$

For Symmetric Inductors:

$$\left\{ \begin{array}{l} \frac{\frac{od}{2} - nt * w - (nt - 1) * s}{\sqrt{2}} \geq \frac{3 * w + 2 * s}{2} \\ \sqrt{\left[\left(\frac{od}{2} - (nt - 1) * (w + s)\right)^2 - \left[\frac{3 * w + 2 * s}{2}\right]^2} - \sqrt{\left[\left(\frac{od}{2} - (nt - 1) * (w + s) - w\right)^2 - \left[\frac{3 * w + 2 * s}{2}\right]^2} < 12e - 6 \end{array} \right.$$

For Stack Inductors:

$$od - 2 * (nt - 0.5) * s - 2 * (nt + 0.5) * w > 10e - 6$$

Frequency range:

100 MHz ~ 0.8*Resonance (Max 20 GHz)

2 Inductors


2.1 Silicon Wafer for modeling

The information about the silicon wafer used for characterization and model parameter extraction is summarized below.


Table 2-1 Testkey list

Name	OD (um)	Nt	Width of finger (um)	Spacing (um)
IND04	125	3.5	6	2.23
IND05	150	3.5	6	2.23
IND06	150	3.5	10	2.52
IND07	125	3.5	4	2.23


Name	OD (um)	Nt	Width of finger (um)	Spacing (um)	Stacking
STK18	50	2.5	2.5	0.26	M6-M1
STK18	50	3.5	2.5	0.26	M6-M1
STK20	50	4.5	2.5	0.26	M6-M1
STK21	50	5.5	2.5	0.26	M6-M1




IND03




IND05




IND06




IND07




SYM904



SYM905



SYM910



SYM911

Figure 2-1 The EM calibration result

2.2 Electrical Parameters

The important electrical parameters for the characterization of this device are summarized below.

For Spiral, Symmetric, and Stack Inductors

$$L(f) = \text{imag}\left(\frac{1}{y_{11}}\right) / (2 \cdot \pi \cdot f)$$

$$Q(f) = \text{imag}\left(\frac{1}{y_{11}}\right) / \text{real}\left(\frac{1}{y_{11}}\right)$$

For Symmetric Inductors with Center Tap

$$\text{Differential}L(f) = \text{imag}(Z) / (2 \cdot \pi \cdot f)$$

$$\text{Differential}Q(f) = \text{imag}(Z) / \text{real}(Z)$$

$$\text{Where } Z = z_{11} + z_{22} - z_{12} - z_{21}$$

$$\text{and } z_{11} = y_{22}/\text{det} \quad z_{12} = -y_{12}/\text{det} \quad z_{21} = -y_{21}/\text{det} \quad z_{22} = y_{11}/\text{det} \\ (\text{det} = y_{11} \cdot y_{22} - y_{12} \cdot y_{21})$$

2.3 Inductor Model

Model verification plots

The simulation results (solid line) obtained from the extracted model were plotted together with the EM results (dotted line) for comparison.

L vs. Frequency and Q vs. Frequency plots




Figure 2-2 LQ plot of Spiral Inductor




Figure 2-3 LQ plot of Symmetric Inductor




Figure 2-4 LQ plot of Symmetric Inductor with Center Tap




Figure 2-5 LQ plot of Stack Inductor

3 Appendix

3.1 HSPICE Warning Message

Table 3-1 HSPICE warning message

NO.	Warning Message	Explanation
1.	NA	NA

3.2 ELDO Warning Message

Table 3-2 Eldo warning message

NO.	Warning Message	Explanation
1.	NA	NA

3.3 SPECTRE Warning Message

Table 3-3 Spectre warning message

NO.	Warning Message	Explanation
1.	NA	NA