

UMC 0.11um LOGIC/MIXED_MODE AI Advanced Enhancement Standard Performance 2.5V IO, Operated at 3.3V, MOSFET SPICE Model Document

**Version 0.5 Phase1
2016/09/07**

Table of Contents

1	INTRODUCTION	10
1.1	Revision History	10
1.2	General Information.....	11
1.3	Model Usage	12
2	3.3V N-CH MOSFET	15
2.1	Silicon Wafer for Modeling.....	15
2.2	Electrical Parameters	15
2.3	MOSFET DC Model.....	17
2.3.1	Test devices.....	17
2.3.2	Measurement conditions	17
2.3.3	Model verification plots.....	18
2.3.4	Model fitting accuracy	37
2.4	MOSFET Capacitance Model.....	40
2.4.1	Test devices.....	40
2.4.2	Measurement conditions	41
2.4.3	T _{OX} extraction	41
2.4.4	Width and length AC model accuracy	42
2.5	Parasitic Source / Drain Junction Capacitance Model.....	43
2.5.1	Test devices.....	43
2.5.2	Measurement conditions	43
2.5.3	Extracted model parameters and verification plots.....	44
3	3.3V BPW N-CH MOSFET	46
3.1	Silicon Wafer for Modeling.....	46
3.2	Electrical Parameters	47
3.3	MOSFET DC Model.....	49
3.3.1	Test devices.....	49
3.3.2	Measurement conditions	49
3.3.3	Model verification plots.....	50
3.3.4	Model fitting accuracy	69
4	3.3V P-CH MOSFET	72
4.1	Silicon Wafer for Modeling.....	72
4.2	Electrical Parameters	72
4.3	MOSFET DC Model.....	74
4.3.1	Test devices.....	74
4.3.2	Measurement conditions	74
4.3.3	Model verification plots.....	75
4.3.4	Model fitting accuracy	94
4.4	MOSFET Capacitance Model.....	97
4.4.1	Test devices.....	97
4.4.2	Measurement conditions	98
4.4.3	T _{OX} extraction	98
4.4.4	Width and length AC model accuracy	99

4.5	Parasitic Source / Drain Junction Capacitance Model.....	100
4.5.1	Test devices.....	100
4.5.2	Measurement conditions	100
4.5.3	Extracted model parameters and verification plots.....	101
5	WORST CASE MODEL	103
5.1	Wafer Data vs. Corner Plots	103
5.2	Device Performance Reference Tables.....	108
6	SHALLOW TRENCH ISOLATION (STI) OR LOD STRESS EFFECT.....	120
6.1	Simulation Results for NMOS at SA=SB=0.318 um (SAREF=2.2um).....	120
6.1.1	Model verification plots for NMOS	121
6.2	Simulation Results for PMOS at SA=0.318 um (SAREF=2.2um).....	125
6.2.1	Model verification plots for PMOS	126
6.3	V _T and I _{ON} Variation v. SA for both N/PMOS	130
7	DYNAMIC PERFORMANCE	131
7.1	Test Circuit	131
7.2	Dynamic Performance for SA= SB=0.318um	132
8	NOISE CHARACTERISTICS	135
8.1	Verification Plots	135
8.2	Trend Plots at Frequency=100Hz	157
9	APPENDIX.....	179
9.1	Wafer Data vs. Corner Plots	179
9.2	HSPICE Warning Message.....	183
9.3	ELDO Warning Message.....	183
9.4	SPECTRE Warning Message	183

List of Figures

Figure 2-1 I_D vs. V_{DS} at $V_{BS} = 0$ V for NMOS	19
Figure 2-2 I_D vs. V_{DS} at $V_{BS} = -3.3$ V for NMOS	20
Figure 2-3 G_{DS} vs. V_{DS} at $V_{BS} = 0$ V for NMOS	21
Figure 2-4 G_{DS} vs. V_{DS} at $V_{BS} = -3.3$ V for NMOS	22
Figure 2-5 I_D vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS	23
Figure 2-6 I_D vs. V_{GS} at $V_{DS} = 3.3$ V for NMOS	24
Figure 2-7 Log scaled I_D vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS.....	25
Figure 2-8 Log scaled I_D vs. V_{GS} at $V_{DS} = 3.3$ V for NMOS.....	26
Figure 2-9 G_M vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS	27
Figure 2-10 G_M vs. V_{GS} at $V_{DS} = 3.3$ V for NMOS	28
Figure 2-11 V_{TLIN} vs. channel length & channel width for low drain bias ($V_{DS} = 0.1$ V) for NMOS.....	29
Figure 2-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = 3.3$ V) for NMOS.....	30
Figure 2-13 Saturation current I_{ON} vs. channel length and channel width for NMOS	31
Figure 2-14 I_{OFF} vs. channel length and channel width for NMOS	32
Figure 2-15 V_{TLIN} vs. temperature for NMOS	33
Figure 2-16 V_{TSAT} vs. temperature for NMOS	34
Figure 2-17 Saturation current vs. temperature for NMOS	35
Figure 2-18 I_{OFF} vs. temperature for NMOS.....	36
Figure 2-19 I_D accuracy at 25 C for NMOS.....	38
Figure 2-20 G_M and G_{DS} accuracy at 25 C for NMOS	39
Figure 2-21 Measured and simulated C_{GG} curves.....	41
Figure 2-22 Measured and simulated C_{GC} curves for MOSFET measurement structure for NMOS.....	42
Figure 2-23 Bottom area junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for NMOS	44
Figure 2-24 STI bounded sidewall junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for NMOS	45
Figure 3-1 I_D vs. V_{DS} at $V_{BS} = 0$ V for bpw NMOS	51
Figure 3-2 I_D vs. V_{DS} at $V_{BS} = -3.3$ V for bpw NMOS	52
Figure 3-3 G_{DS} vs. V_{DS} at $V_{BS} = 0$ V for bpw NMOS	53
Figure 3-4 G_{DS} vs. V_{DS} at $V_{BS} = -3.3$ V for bpw NMOS	54
Figure 3-5 I_D vs. V_{GS} at $V_{DS} = 0.1$ V for bpw NMOS	55
Figure 3-6 I_D vs. V_{GS} at $V_{DS} = 3.3$ V for bpw NMOS	56
Figure 3-7 Log scaled I_D vs. V_{GS} at $V_{DS} = 0.1$ V for bpw NMOS.....	57
Figure 3-8 Log scaled I_D vs. V_{GS} at $V_{DS} = 3.3$ V for bpw NMOS.....	58
Figure 3-9 G_M vs. V_{GS} at $V_{DS} = 0.1$ V for bpw NMOS	59
Figure 3-10 G_M vs. V_{GS} at $V_{DS} = 3.3$ V for bpw NMOS	60
Figure 3-11 V_{TLIN} vs. channel length & channel width for low drain bias ($V_{DS} = 0.1$ V) for bpw NMOS.....	61
Figure 3-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = 3.3$ V) for bpw NMOS.....	62
Figure 3-13 Saturation current I_{ON} vs. channel length and channel width for bpw NMOS	63

Figure 3-14 I_{OFF} vs. channel length and channel width for bpw NMOS	64
Figure 3-15 V_{TLIN} vs. temperature for bpw NMOS	65
Figure 3-16 V_{TSAT} vs. temperature for bpw NMOS	66
Figure 3-17 Saturation current vs. temperature for bpw NMOS	67
Figure 3-18 I_{OFF} vs. temperature for bpw NMOS	68
Figure 3-19 I_D accuracy at 25 C for bpw NMOS.....	70
Figure 3-20 G_M and G_{DS} accuracy at 25 C for bpw NMOS.....	71
Figure 4-1 I_D vs. V_{DS} at $V_{BS} = 0$ V for PMOS	76
Figure 4-2 I_D vs. V_{DS} at $V_{BS} = 3.3$ V for PMOS	77
Figure 4-3 G_{DS} vs. V_{DS} at $V_{BS} = 0$ V for PMOS	78
Figure 4-4 G_{DS} vs. V_{DS} at $V_{BS} = 3.3$ V for PMOS	79
Figure 4-5 I_D vs. V_{GS} at $V_{DS} = -0.1$ V for PMOS	80
Figure 4-6 I_D vs. V_{GS} at $V_{DS} = -3.3$ V for PMOS	81
Figure 4-7 Log scaled I_D vs. V_{GS} at $V_{DS} = -0.1$ V for PMOS	82
Figure 4-8 Log scaled I_D vs. V_{GS} at $V_{DS} = -3.3$ V for PMOS	83
Figure 4-9 G_M vs. V_{GS} at $V_{DS} = -0.1$ V for PMOS	84
Figure 4-10 G_M vs. V_{GS} at $V_{DS} = -3.3$ V for PMOS	85
Figure 4-11 V_{TLIN} vs. channel length & channel width for low drain bias ($V_{DS} = -0.1$ V) for PMOS	86
Figure 4-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = -3.3$ V) for PMOS	87
Figure 4-13 Saturation current I_{ON} vs. channel length and channel width for PMOS	88
Figure 4-14 I_{OFF} vs. channel length and channel width for PMOS	89
Figure 4-15 V_{TLIN} vs. temperature for PMOS	90
Figure 4-16 V_{TSAT} vs. temperature for PMOS	91
Figure 4-17 Saturation current vs. temperature for PMOS	92
Figure 4-18 I_{OFF} vs. temperature for PMOS	93
Figure 4-19 I_D accuracy at 25 C for PMOS	95
Figure 4-20 G_M and G_{DS} accuracy at 25 C for PMOS	96
Figure 4-21 Measured and simulated C_{GG} curves.....	98
Figure 4-22 Measured and simulated C_{GC} curves for MOSFET measurement structure for PMOS	99
Figure 4-23 Bottom area junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for PMOS	101
Figure 4-24 STI bounded sidewall junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for PMOS.....	102
Figure 5-1 Corner plots of threshold voltage at low drain bias	103
Figure 5-2 Corner plots of threshold voltage at high drain bias	104
Figure 5-3 Corner plots of on-current.....	105
Figure 5-4 Corner plots of off-current	106
Figure 5-5 Corner plots of on-current v.s. threshold voltage at low drain bias	107
Figure 6-1 V_T vs. SA for low drain bias ($V_{DS} = 0.1$ V) for NMOS	122
Figure 6-2 V_T vs. SA for high drain bias ($V_{DS} = 3.3$ V) for NMOS.....	123
Figure 6-3 Saturation current I_{ON} vs. SA for NMOS	124
Figure 6-4 V_T vs. SA for low drain bias ($V_{DS} = -0.1$ V) for PMOS	127
Figure 6-5 V_T vs. SA for high drain bias ($V_{DS} = -3.3$ V) for PMOS	128
Figure 6-6 Saturation current I_{ON} vs. SA for PMOS.....	129
Figure 6-7 Delta V_T and I_{ON} vs. SA for both N/PMOS	130

Figure 7-1 Ring oscillator netlist description.....	131
Figure 7-2 Ring oscillator (inverter) simulation for SA=0.318um	133
Figure 7-3 Ring oscillator (inverter) gate delay simulation vs. width for SA=SB =0.318um	134
Figure 8-1 NMOS W/L=10um/10um @ Vd=0.7V.....	135
Figure 8-2 NMOS W/L=10um/10um @ Vd=1.2V.....	136
Figure 8-3 NMOS W/L=10um/10um @ Vd=1.8V.....	136
Figure 8-4 NMOS W/L=10um/10um @ Vd=2.5V.....	137
Figure 8-5 NMOS W/L=10um/10um @ Vd=3.3V.....	137
Figure 8-6 NMOS W/L=10um/10um error distribution plot.....	138
Figure 8-7 NMOS W/L=10um/1um @ Vd=0.7V.....	139
Figure 8-8 NMOS W/L=10um/1um @ Vd=1.2V.....	139
Figure 8-9 NMOS W/L=10um/1um @ Vd=1.8V.....	140
Figure 8-10 NMOS W/L=10um/1um @ Vd=2.5V.....	140
Figure 8-11 NMOS W/L=10um/1um @ Vd=3.3V.....	141
Figure 8-12 NMOS W/L=10um/1um error distribution plot.....	141
Figure 8-13 NMOS W/L=10um/0.507um @ Vd=0.7V.....	142
Figure 8-14 NMOS W/L=10um/0.507um @ Vd=1.2V.....	142
Figure 8-15 NMOS W/L=10um/0.507um @ Vd=1.8V.....	143
Figure 8-16 NMOS W/L=10um/0.507um @ Vd=2.5V.....	143
Figure 8-17 NMOS W/L=10um/0.507um @ Vd=3.3V.....	144
Figure 8-18 NMOS W/L=10um/0.507um error distribution plot.....	144
Figure 8-19 PMOS W/L=10um/10um @ Vd=-0.7V.....	145
Figure 8-20 PMOS W/L=10um/10um @ Vd=-1.2V.....	146
Figure 8-21 PMOS W/L=10um/10um @ Vd=-1.8V.....	146
Figure 8-22 PMOS W/L=10um/10um @ Vd=-2.5V.....	147
Figure 8-23 PMOS W/L=10um/10um @ Vd=-3.3V.....	147
Figure 8-24 PMOS W/L=10um/10um error distribution plot	148
Figure 8-25 PMOS W/L=10um/1um @ Vd=-0.7V.....	149
Figure 8-26 PMOS W/L=10um/1um @ Vd=-1.2V.....	150
Figure 8-27 PMOS W/L=10um/1um @ Vd=-1.8V.....	150
Figure 8-28 PMOS W/L=10um/1um @ Vd=-2.5V.....	151
Figure 8-29 PMOS W/L=10um/1um @ Vd=-3.3V.....	151
Figure 8-30 PMOS W/L=10um/1um error distribution plot	152
Figure 8-31 PMOS W/L=10um/0.507um @ Vd=-0.7V.....	153
Figure 8-32 PMOS W/L=10um/0.507um @ Vd=-1.2V.....	154
Figure 8-33 PMOS W/L=10um/0.507um @ Vd=-1.8V.....	154
Figure 8-34 PMOS W/L=10um/0.507um @ Vd=-2.5V.....	155
Figure 8-35 PMOS W/L=10um/0.507um @ Vd=-3.3V.....	155
Figure 8-36 PMOS W/L=10um/0.507um error distribution plot	156
Figure 8-37 Noise vs. Length for NMOS @ Vd=0.7V.....	157
Figure 8-38 Noise vs. Length for NMOS @ Vd=1.2V.....	158
Figure 8-39 Noise vs. Length for NMOS @ Vd=1.8V.....	158
Figure 8-40 Noise vs. Length for NMOS @ Vd=2.5V.....	159
Figure 8-41 Noise vs. Length for NMOS @ Vd=3.3V.....	159
Figure 8-42 Noise vs. Length for NMOS @ Vg=0.7V.....	160
Figure 8-43 Noise vs. Length for NMOS @ Vg=1.2V.....	160
Figure 8-44 Noise vs. Length for NMOS @ Vg=1.8V.....	161

Figure 8-45 Noise vs. Length for NMOS @ $V_g=2.5V$	161
Figure 8-46 Noise vs. Length for NMOS @ $V_g=3.3V$	162
Figure 8-47 Noise vs. V_g for NMOS @ $V_d=0.7V$	162
Figure 8-48 Noise vs. V_g for NMOS @ $V_d=1.2V$	163
Figure 8-49 Noise vs. V_g for NMOS @ $V_d=1.8V$	163
Figure 8-50 Noise vs. V_g for NMOS @ $V_d=2.5V$	164
Figure 8-51 Noise vs. V_g for NMOS @ $V_d=3.3V$	164
Figure 8-52 Noise vs. V_d for NMOS @ $V_g=0.7V$	165
Figure 8-53 Noise vs. V_d for NMOS @ $V_g=1.2V$	165
Figure 8-54 Noise vs. V_d for NMOS @ $V_g=1.8V$	166
Figure 8-55 Noise vs. V_d for NMOS @ $V_g=2.5V$	166
Figure 8-56 Noise vs. V_d for NMOS @ $V_g=3.3V$	167
Figure 8-57 Noise vs. Length for PMOS @ $V_d=-0.7V$	168
Figure 8-58 Noise vs. Length for PMOS @ $V_d=-1.2V$	169
Figure 8-59 Noise vs. Length for PMOS @ $V_d=-1.8V$	169
Figure 8-60 Noise vs. Length for PMOS @ $V_d=-2.5V$	170
Figure 8-61 Noise vs. Length for PMOS @ $V_d=-3.3V$	170
Figure 8-62 Noise vs. Length for PMOS @ $V_g=-0.7V$	171
Figure 8-63 Noise vs. Length for PMOS @ $V_g=-1.2V$	171
Figure 8-64 Noise vs. Length for PMOS @ $V_g=-1.8V$	172
Figure 8-65 Noise vs. Length for PMOS @ $V_g=-2.5V$	172
Figure 8-66 Noise vs. Length for PMOS @ $V_g=-3.3V$	173
Figure 8-67 Noise vs. V_g for PMOS @ $V_d=-0.7V$	173
Figure 8-68 Noise vs. V_g for PMOS @ $V_d=-1.2V$	174
Figure 8-69 Noise vs. V_g for PMOS @ $V_d=-1.8V$	174
Figure 8-70 Noise vs. V_g for PMOS @ $V_d=-2.5V$	175
Figure 8-71 Noise vs. V_g for PMOS @ $V_d=-3.3V$	175
Figure 8-72 Noise vs. V_d for PMOS @ $V_g=-0.7V$	176
Figure 8-73 Noise vs. V_d for PMOS @ $V_g=-1.2V$	176
Figure 8-74 Noise vs. V_d for PMOS @ $V_g=-1.8V$	177
Figure 8-75 Noise vs. V_d for PMOS @ $V_g=-2.5V$	177
Figure 8-76 Noise vs. V_d for PMOS @ $V_g=-3.3V$	178
Figure 9-1 Corner plots of threshold voltage at low drain bias	179
Figure 9-2 Corner plots of threshold voltage at high drain bias	180
Figure 9-3 Corner plots of on-current	181
Figure 9-4 Corner plots of off-current	182

List of Tables

Table 1-1 Revision history.....	10
Table 2-1 Test wafer information for NMOS.....	15
Table 2-2 Electrical parameters for NMOS.....	16
Table 2-3 Geometry of NMOS devices measured for DC parameter extraction.....	17
Table 2-4 Test conditions for IV curves of NMOS.....	17
Table 2-5 Requirements for model fit quality.....	37
Table 2-6 Measurement structure for NMOS Cgg capacitance model.....	40
Table 2-7 Large area measurement structure for NMOS Cgc capacitance model.....	40
Table 2-8 Measurement conditions for NMOS capacitance model.....	41
Table 2-9 Junction capacitor structures for NMOS.....	43
Table 2-10 Junction capacitor measurement conditions for NMOS.....	43
Table 3-1 Test wafer information for bpw NMOS.....	46
Table 3-2 Electrical parameters for bpw NMOS.....	47
Table 3-3 Geometry of bpw NMOS devices measured for DC parameter extraction.....	49
Table 3-4 Test conditions for IV curves of bpw NMOS.....	49
Table 3-5 Requirements for model fit quality.....	69
Table 4-1 Test wafer information for PMOS.....	72
Table 4-2 Electrical parameters for PMOS.....	73
Table 4-3 Geometry of PMOS devices measured for DC parameter extraction.....	74
Table 4-4 Test conditions for IV curves of PMOS.....	74
Table 4-5 Requirements for model fit quality.....	94
Table 4-6 Measurement structure for PMOS Cgg capacitance model.....	97
Table 4-7 Large area measurement structure for PMOS Cgc capacitance model.....	97
Table 4-8 Measurement conditions for PMOS capacitance model.....	98
Table 4-9 Junction capacitor structures for PMOS.....	100
Table 4-10 Junction capacitor measurement conditions for PMOS.....	100
Table 5-1 NMOS ID current at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$, $V_{DS}= 3.3V$	108
Table 5-2 NMOS ID current density at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$, $V_{DS}= 3.3V$	109
Table 5-3 NMOS V_{TLIN}	110
Table 5-4 NMOS ID current at $V_{GS}=0$ and $V_{DS}=0.1V$ or $V_{DS}= 3.3V$ (off current).	111
Table 5-5 bpw NMOS ID current at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$, $V_{DS}= 3.3V$	112
Table 5-6 bpw NMOS ID current density at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$, $V_{DS}= 3.3V$	113
Table 5-7 bpw NMOS V_{TLIN} and V_{TSAT}	114
Table 5-8 bpw NMOS ID current at $V_{GS}=0$ and $V_{DS}=0.1V$ or $V_{DS}= 3.3V$ (off current).	115
Table 5-9 PMOS ID current at $V_{GS}= -3.3V$, $V_{DS}= -1.65V$ and $V_{GS}= -3.3V$, $V_{DS}= -3.3V$	116
Table 5-10 PMOS ID current density at $V_{GS}= -3.3V$, $V_{DS}= -1.65V$ and $V_{GS}= -3.3V$, $V_{DS}= -3.3V$	117
Table 5-11 PMOS V_{TLIN}	118
Table 5-12 PMOS ID current at $V_{GS}=0$ and $V_{DS}=-0.1V$ or $V_{DS}= -3.3V$ (off current).	119
Table 6-1 Simulation results for NMOS.....	120
Table 6-2 Simulation results for PMOS.....	125

Table 7-1 Ring oscillator (inverter) structure description for SA=SB=0.318um	132
Table 7-2 Electrical parameters for ring oscillator (ps/stage) for SA=SB=0.318um	132
Table 7-3 Ring oscillator simulation results (ps/stage) for SA=SB=0.318um	133
Table 9-1 Hspice warning message	183
Table 9-2 Eldo warning message	183
Table 9-3 Spectre warning message	183

1 Introduction

1.1 Revision History

Table 1-1 Revision history

Version	Date	Author	Remark
v0.2_p1	2011/03/12	YZ Wang (NMOS) Laney Fan (PMOS)	Original release.
V0.3_p1	2011/09/02	YZ Wang	Revised the wmin from 0.16um to 0.35um and target values.
V0.3_p2	2012/01/17	YZ Wang	Revised the section 1.2 general information in the document.
0.4_p1	2012/5/15	Ho Cheng Hu	Add bpw NMOS model card
0.4_p2	2014/10/31	YZ Wang	Revised the target values of nominal dimension device in the document to align ones in EDR table.
0.5_p1	2016/09/07	Denny Hung	1. Add jtsswgs parameter which value align with jtsswgd.

1.2 General Information

This document serves as a reference to the design of products that will be manufactured by UMC using the following process.

0.11um Logic and Mixed-Mode 1P8M Metal Metal Capacitor Al Advanced
Enhancement Process

For more information about this process and technology, please see the electrical design rule listed below.

G-02-LOGIC/MIXED_MODE11-1P8M-MMC/AL/L110AE-EDR

The creation, verification, and usage of the compact model of the following devices are presented in this document.

3.3V n-ch MOSFET
3.3V bpw n-ch MOSFET
3.3V p-ch MOSFET

The following compact model is chosen for the modeling of these devices.

BSIM3V3.24

For detailed descriptions of these compact model equations and parameters, please refer to this material.

BSIM3V3.24 MOSFET Model User Manual

In BSIM3V3.24, there are two types of models that can be used. One is a binning model, which means the whole device dimension range is chopped into several "bins" and different model parameter sets are provided for each bin. The other one is a global model, which means one scalable parameter set is provided and it can cover the whole device geometry range. Each of these two approaches has advantages over the other.

UMC provides global models for their many benefits and the model accuracy is guaranteed by a quantitative report of model fitting error against the silicon data, which can be found in the following sections.

Note: Three choices of thick oxide IO devices are available, 2.5V, 3.3V and HG 3.3V, which cannot coexist on the same chip. If any design requirement is necessary, please discuss in advance with UMC through CE department.

1.3 Model Usage

The compact model is provided in various formats. It is guaranteed that the simulation results of this model from different simulators show differences less than 0.5% and 1% for DC and AC simulations respectively. It should be noted that the model has been verified on different simulators of the specific versions listed below and the simulation results from other versions of the simulators might be different.

Synopsys HSPICE release 2014.9SP2
Cadence Spectre version 13.1.0.066
Mentor Graphics ELDO version 2013.1

To cope with the impact of process variations on circuit performance, worst-case models are provided along with the typical case and they are listed below. Please note that 'fast' here means lower threshold voltage, higher leakage and driving current, and 'slow' means higher threshold voltage, lower leakage and driving current.

TT: Typical n-ch MOSFET and Typical p-ch MOSFET
FF: Fast n-ch MOSFET and Fast p-ch MOSFET
SS: Slow n-ch MOSFET and Slow p-ch MOSFET
FNFP: Fast n-ch MOSFET and Slow p-ch MOSFET
SNFP: Slow n-ch MOSFET and Fast p-ch MOSFET

Follow these steps to invoke the model file during simulation.

For Synopsys HSPICE

- Copy ModelFileName.mdl and ModelFileName.lib into your simulation directory.
- Add the following statement in the input file to the simulator for 90% dimension shrinkage.
.Option scale=0.9
- Add the following statement in the input file to the simulator.
.lib "/ModelFileName.lib.eldo" CaseName
, where CaseName can be tt, ff, ss, fnsp, or snfp.
- Define device condition by 'Mxx' statement;

Example:

M1 Vdd Vgg Vss Vbb DeviceName W=WDES L=LDES

For Cadence Spectre

- Copy ModelFileName.mdl.scs and ModelFileName.lib.scs into your simulation directory.
- Add the following statement in the input file to the simulator for 90% dimension shrinkage.
SetOption1 options scale=0.9
- Add the following statement in the input file to the simulator.
include "./ModelFileName.lib.scs" section=CaseName
, where CaseName can be tt, ff, ss, fnsp, or snfp.
- Define device condition by 'Mxx' statement;

Example:

M1 (Vdd Vgg Vss Vbb) DeviceName W=WDES L=LDES

For Mentor Graphics Eldo

- Copy ModelFileName.mdl.eldo and ModelFileName.lib.eldo into your simulation directory.
- Add the following statement in the input file to the simulator for 90% dimension shrinkage.
.Option scale=0.9
- Add the following statement in the input file to the simulator.
.lib "./ModelFileName.lib.eldo" CaseName
, where CaseName can be tt, ff, ss, fnsp, or snfp.
- Define device condition by 'Mxx' statement;

Example:

M1 Vdd Vgg Vss Vbb DeviceName W=WDES L=LDES

ModelFileName for 3.3V MOSFET: l110ae_25od33_v051

DeviceName for 3.3V n-ch MOSFET: n_25od33_l110ae

DeviceName for 3.3V bpw n-ch MOSFET: n_bpw_25od33_l110ae

DeviceName for 3.3V p-ch MOSFET: p_25od33_l110ae

As stated above, one global model is provided and this model is valid within the following geometry, voltage, and temperature ranges. Device behavior beyond these ranges may not be well described by the model and is not guaranteed.

Geometry range (After 90% shrink):

For 3.3V n-ch and bpw n-ch MOSFET:

$$0.495 \text{ um} \leq L_{\text{DES}} \leq 45 \text{ um}$$

$$0.35 \text{ um} \leq W_{\text{DES}} \leq 90 \text{ um}$$

For 3.3V p-ch MOSFET:

$$0.495 \text{ um} \leq L_{\text{DES}} \leq 45 \text{ um}$$

$$0.35 \text{ um} \leq W_{\text{DES}} \leq 90 \text{ um}$$

Adopt multi-finger structures if $W_{\text{DES}} > 9 \text{ um}$.

$$0.318 \text{ um} \leq S_{\text{A}}, S_{\text{B}} \leq 1.98 \text{ um}$$

Note: $S_{\text{AREF}} = S_{\text{BREF}} = 1.98 \text{ um}$ is the reference dimension of the STI-stress (LOD) effect.

Voltage range:

For 3.3V n-ch and bpw n-ch MOSFET:

$$0\text{V} \leq V_{\text{GS}} \leq 3.3\text{V}(*1.1)$$

$$0\text{V} \leq V_{\text{DS}} \leq 3.3\text{V}(*1.1)$$

$$-3.3\text{V} \leq V_{\text{BS}} \leq 0\text{V}$$

For 3.3V p-ch MOSFET:

$$0\text{V} \geq V_{\text{GS}} \geq -3.3\text{V}(*1.1)$$

$$0\text{V} \geq V_{\text{DS}} \geq -3.3\text{V}(*1.1)$$

$$3.3\text{V} \geq V_{\text{BS}} \geq 0\text{V}$$

Temperature range:

$$-50 \text{ C} \sim +125 \text{ C}$$

2 3.3V N-ch MOSFET

2.1 Silicon Wafer for Modeling

The information about the silicon wafer used for characterization and model parameter extraction is summarized in the table below.

Table 2-1 Test wafer information for NMOS

	MOSFET DC model	MOSFET AC Model	Junction DC Model	Junction AC Model
Mask ID	BSW0QA	BSW0QA	BSW0QA	BSW0QA
Lot ID	D5FHR.11	D5FHR.11	D5FHR.11	D5FHR.11
Wafer Number	11	11	11	11

2.2 Electrical Parameters

The important electrical parameters for the characterization of this device are summarized in the table below.

Linear and saturation threshold voltage is extracted at
 $I_D = 300\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$ for NMOS and
 $I_D = -70\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$ for PMOS, respectively.
The dimension is after 90% shrink and 12nm sizing channel length back.

All parameters are given for $T=25\text{ C}$, $V_{BS}=0\text{ V}$ unless specified otherwise.

Table 2-2 Electrical parameters for NMOS

All parameters are given for T=25 °C , $V_{BS}=0$ V unless specified otherwise.

Target & Centered Value are given for SA=2.2u SB=2.2u

Measured & Extracted Value are given for SA=2.2u SB=2.2u

Parameter	Condition	Unit	Target	Measured Value	Extracted Value	Centered Value
-----------	-----------	------	--------	----------------	-----------------	----------------

Long channel device (W/L= 10 μ m / 10 μ m)

V_{TLIN}	$V_{DS} = 0.1$ V	V	0.512	0.505	0.517	0.512
I_{ON}	$V_{DS}=V_{GS}= 3.3$ V	μ A/ μ m	52.82	52.22	52.87	53.18

Wide and short channel device (W/L= 10 μ m / 0.507 μ m)

V_{TLIN}	$V_{DS} = 0.1$ V	V	0.544	0.545	0.543	0.544
V_{TSAT}	$V_{DS} = 3.3$ V	V	0.525	0.520	0.513	0.525
I_{ON}	$V_{DS}=V_{GS}= 3.3$ V	μ A/ μ m	566	562.64	567.56	565.51
I_{OFF}	$V_{DS}= 3.3$ V, $V_{GS}=0$ V	A/ μ m	8.6E-13	2.7E-13	9.8E-13	8.5E-13*

Narrow and long channel device (W/L= 0.35 μ m / 10 μ m)

V_{TLIN}	$V_{DS} = 0.1$ V	V	0.512	0.507	0.506	0.512
V_{TSAT}	$V_{DS}= 3.3$ V	V	0.506	0.500	0.502	0.508
I_{ON}	$V_{DS}=V_{GS}= 3.3$ V	μ A/ μ m	46.77	46.23	46.65	46.78

Narrow and short channel device (W/L= 0.35 μ m / 0.507 μ m)

V_{TLIN}	$V_{DS} = 0.1$ V	V	0.526	0.519	0.519	0.526
V_{TSAT}	$V_{DS}= 3.3$ V	V	0.504	0.492	0.486	0.504
I_{ON}	$V_{DS}=V_{GS}= 3.3$ V	μ A/ μ m	622.28	621.94	622.37	622.23
I_{OFF}	$V_{DS}= 3.3$ V, $V_{GS}=0$ V	A/ μ m	--	7.9E-12	1.4E-12	1.1E-12*

Capacitance

CJ	$V_J = 0$ V	F/m ²	--	7.812E-04	7.812E-04	7.812E-04
CJSW	$V_J = 0$ V	F/m	--	1.125E-10	1.125E-10	1.125E-10
CJSWG	$V_J = 0$ V	F/m	--	2.250E-10	2.155E-10	2.155E-10
C _{OV} L	$V_{GS} = -0.5$ V	F/m	--	2.65E-10	2.55E-10	2.55E-10

*gmindc=1e-15

2.3 MOSFET DC Model

2.3.1 Test devices

The geometry of devices that were used for MOSFET DC model parameter extraction is summarized below.

Table 2-3 Geometry of NMOS devices measured for DC parameter extraction

W/L	10	1	0.8	0.6	0.507
10	X	X	X	X	X
0.8	X	X		X	X
0.6				X	
0.43	X	X			X
0.35	X			X	X

2.3.2 Measurement conditions

The drain current was measured at various bias conditions summarized in the table below:

Table 2-4 Test conditions for IV curves of NMOS

I_D vs. V_{GS}				I_D vs. V_{DS}			
	Start	Stop	Step		Start	Stop	Step
V_{DS} (V)	0.1	3.3	3.2	V_{DS} (V)	0	3.6	0.05
V_{GS} (V)	-0.5	3.6	0.05	V_{GS} (V)	0.7	3.3	0.65
V_{BS} (V)	0	-3.3	-0.825	V_{BS} (V)	0	-3.3	-3.3

2.3.3 Model verification plots

The simulation results obtained from the extracted model were plotted together with the measurement results for comparison. The L and W in the plots refer to physical dimension (LDES *0.9+12nm and WDES *0.9) respectively.

I_D vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-1 I_D vs. V_{DS} at $V_{BS} = 0V$ for NMOS




Figure 2-2 I_D vs. V_{DS} at $V_{BS} = -3.3V$ for NMOS

G_{DS} vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-3 G_{DS} vs. V_{DS} at $V_{BS} = 0V$ for NMOS




Figure 2-4 G_{DS} vs. V_{DS} at $V_{BS} = -3.3V$ for NMOS

I_D vs. V_{GS} plots (linear scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-5 I_D vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS




Figure 2-6 I_D vs. V_{GS} at $V_{DS} = 3.3V$ for NMOS

I_D vs. V_{GS} plots (logarithmic scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-7 Log scaled I_D vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS




Figure 2-8 Log scaled I_D vs. V_{GS} at $V_{DS} = 3.3V$ for NMOS

G_M vs. V_{GS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-9 G_M vs. V_{GS} at $V_{DS} = 0.1$ V for NMOS




Figure 2-10 G_M vs. V_{GS} at $V_{DS} = 3.3V$ for NMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following figures show the channel length and width dependence of linear and saturation threshold voltage extracted at $I_D = 300nA \cdot (W_{DES} \cdot 0.9) / (L_{DES} \cdot 0.9 + 0.012 \mu m)$ at $25^\circ C$. The plots show the physical dimension. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-11 $V_{T LIN}$ vs. channel length & channel width for low drain bias ($V_{DS} = 0.1V$) for NMOS




Figure 2-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = 3.3V$) for NMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following plots show the channel length and width dependence of I_{ON} extracted at $V_{DS} = V_{GS} = 3.3V$ for $V_{BS} = 0V$ and $V_{BS} = -3.3V$ at 25 C.(The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-13 Saturation current I_{ON} vs. channel length and channel width for NMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following plots show the channel length and width dependence of I_{OFF} extracted at $V_{DS} = V_{CC}$ and $V_{GS} = 0V$ for $V_{BS} = 0V$ to $-3.3V$ at 25 C. A large discrepancy of I_{OFF} can be seen in the graphs, which is due to the presence of junction leakage current. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-14 I_{OFF} vs. channel length and channel width for NMOS

V_{TLIN} vs. temperature

The following plots show the temperature dependence of the linear and saturation threshold voltage extracted at $I_D = 300nA \cdot (W_{DES} \cdot 0.9) / (L_{DES} \cdot 0.9 + 0.012 \mu m)$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-15 V_{TLIN} vs. temperature for NMOS

V_{TSAT} vs. temperature




Figure 2-16 V_{TSAT} vs. temperature for NMOS

I_{ON} vs. temperature

The following plots show the temperature dependence of I_{ON} extracted at $V_{GS} = V_{DS} = 3.3V$, $V_{BS} = 0V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-17 Saturation current vs. temperature for NMOS

I_{OFF} vs. temperature

The following plots show the temperature dependence of I_{OFF} extracted at $V_{DS} = 3.3V$, $V_{GS} = V_{BS} = 0V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 2-18 I_{OFF} vs. temperature for NMOS

2.3.4 Model fitting accuracy

The model fitting accuracy of parameters I_D , G_M and G_{DS} is quantified using the following equation:

$$\text{error \%} = 100 * | \text{measurement} - \text{simulation} | / [(\text{measurement} + \text{simulation}) / 2]$$

Different error criteria are defined for different parameters (I_D , G_M and G_{DS}) as well as for different operation regions. These criteria are explained below.

1) I_D accuracy criteria

- a. I_D in sub-threshold region, i.e. $V_{GS} < V_T$
- b. I_D in moderate inversion region, i.e. $V_T \leq V_{GS} < V_T + V_X$
- c. I_D in strong inversion region, i.e. $V_T + V_X \leq V_{GS} \leq V_{CC}$

, where $V_X = (V_{CC} - V_T) / 2$

2) G_M and G_{DS} accuracy criteria

- d. G_M and G_{DS} in sub-threshold region, i.e. $V_{GS} < V_T$
- e. G_M and G_{DS} in inversion region, i.e. $V_T \leq V_{GS} \leq V_{CC}$

Table 2-5 Requirements for model fit quality

Target of Quality Check	$V_{GS} < V_T$ (sub-threshold)	$V_T \leq V_{GS} < V_T + V_X$ (moderate inversion)	$V_T + V_X \leq V_{GS} \leq V_{CC}$ (strong inversion)
I_D	$\leq 75\%$	$\leq 25\%$	$\leq 7\%$
G_M	$\leq 50\%$	$\leq 20\%$	$\leq 20\%$
G_{DS}	$\leq 100\%$	$\leq 50\%$	$\leq 50\%$

I_D accuracy




Figure 2-19 I_D accuracy at 25 C for NMOS

G_M and G_{DS} accuracy




Figure 2-20 G_M and G_{DS} accuracy at 25 C for NMOS

2.4 MOSFET Capacitance Model

2.4.1 Test devices

The following test structures were used for MOSFET capacitance model parameter extraction.

Table 2-6 Measurement structure for NMOS C_{gg} capacitance model

Structure	L[μm]	W[μm]
Gate capacitance components, C _{GDS}	80	80

Table 2-7 Large area measurement structure for NMOS C_{gc} capacitance model

Structure	L[μm]	W[μm]
Gate capacitance components	10	10
	1	10
	.5	10
	.246	10
	10	1
	.417	10
	.417	1
	10	.5
	1	1
	.246	.5
	.5	.5
	.417	.25
	10	.16
	10	.25
	.417	.16
	.246	.16
	.5	.16

2.4.2 Measurement conditions

The measurement conditions for MOSFET capacitance are summarized in Table 2-8 below.

Table 2-8 Measurement conditions for NMOS capacitance model

V_{BIAS} [V]	From -3.63 to 3.63 V in 0.066 V step
Frequency [kHz]	100
V_{OSC} [mV]	50
Temp [°C]	25

2.4.3 T_{OX} extraction




Figure 2-21 Measured and simulated C_{GG} curves

2.4.4 Width and length AC model accuracy

Width and length AC model accuracy




Figure 2-22 Measured and simulated C_{GC} curves for MOSFET measurement structure for NMOS

2.5 Parasitic Source / Drain Junction Capacitance Model

2.5.1 Test devices

The following test structures were used for parameter extraction.

Table 2-9 Junction capacitor structures for NMOS

Structures	Area[m ²]	Perimeter[m]	Description
Bottom area junction capacitance	5.00E-08	2.00E-03	Plate junction capacitor
STI bounded sidewall junction capacitance	3.60E-08	3.64E-02	Finger diode
Inner gate sidewall junction	2.75E-08	1.80E-02	Poly finger structure

2.5.2 Measurement conditions

All junction capacitance was measured under voltage sweep conditions summarized in the following table.

Table 2-10 Junction capacitor measurement conditions for NMOS

V _{BIAS} [V]	VH: pwell & VL: n+ From 0 to 3.63 V in 0.033 V step
Frequency [kHz]	100
V _{OSC} [mV]	50
Temp [°C]	-50,25,125

2.5.3 Extracted model parameters and verification plots

CJ, CJSW vs. Vbias plots

The following plots show the variation of bottom area junction and STI bounded sidewall at different bias voltages and temperatures.




Figure 2-23 Bottom area junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for NMOS




Figure 2-24 STI bounded sidewall junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for NMOS

3 3.3V bpw N-ch MOSFET

3.1 Silicon Wafer for Modeling

The information about the silicon wafer used for characterization and model parameter extraction is summarized in the table below.

Table 3-1 Test wafer information for bpw NMOS

	MOSFET DC model	MOSFET AC Model	Junction DC Model	Junction AC Model
Mask ID	BSW0QA	BSW0QA	BSW0QA	BSW0QA
Lot ID	D5FHR.11	D5FHR.11	D5FHR.11	D5FHR.11
Wafer Number	11	11	11	11

3.2 Electrical Parameters

The important electrical parameters for the characterization of this device are summarized in the table below.

Linear and saturation threshold voltage is extracted at
 $I_D = 300\text{nA} \cdot W_{DES} \cdot 0.9 / (L_{DES} \cdot 0.9 + 12\text{nm})$ for NMOS.

The dimension is after 90% shrink and 12nm sizing channel length back.

Table 3-2 Electrical parameters for bpw NMOS

All parameters are given for $T = 25^\circ\text{C}$, $V_{BS} = 0\text{ V}$ unless specified otherwise.

Target & Centered Value are given for $S_A = 2.2\mu$ $S_B = 2.2\mu$

Measured & Extracted Value are given for $S_A = 2.2\mu$ $S_B = 2.2\mu$

Parameter	Condition	Unit	Target	Measured Value	Extracted Value	Centered Value
-----------	-----------	------	--------	----------------	-----------------	----------------

Long channel device (W/L= 10 μm / 10 μm)

V_{TLIN}	$V_{DS} = 0.1\text{ V}$	V	0.512	0.511	0.511	0.512
I_{ON}	$V_{DS} = V_{GS} = 3.3\text{ V}$	$\mu\text{A} / \mu\text{m}$	50.86	50.80	50.65	50.86

Wide and short channel device (W/L= 10 μm / 0.507 μm)

V_{TLIN}	$V_{DS} = 0.1\text{ V}$	V	0.544	0.545	0.545	0.544
V_{TSAT}	$V_{DS} = 3.3\text{ V}$	V	0.526	0.527	0.530	0.526
I_{ON}	$V_{DS} = V_{GS} = 3.3\text{ V}$	$\mu\text{A} / \mu\text{m}$	554.4	552.7	552.7	554.4
I_{OFF}	$V_{DS} = 3.3\text{ V}$, $V_{GS} = 0\text{ V}$	$\text{A} / \mu\text{m}$	$3.1\text{E-}13$	$2.9\text{E-}13$	$1.8\text{E-}13$	$3.1\text{E-}13^*$

Narrow and long channel device (W/L= 0.35 μm / 10 μm)

V_{TLIN}	$V_{DS} = 0.1\text{ V}$	V	0.510	0.507	0.506	0.510
V_{TSAT}	$V_{DS} = 3.3\text{ V}$	V	0.504	0.501	0.502	0.506
I_{ON}	$V_{DS} = V_{GS} = 3.3\text{ V}$	$\mu\text{A} / \mu\text{m}$	45.94	45.90	45.65	45.94

Narrow and short channel device (W/L= 0.35 μm / 0.507 μm)

V_{TLIN}	$V_{DS} = 0.1\text{ V}$	V	0.514	0.513	0.513	0.514
V_{TSAT}	$V_{DS} = 3.3\text{ V}$	V	0.497	0.496	0.497	0.497
I_{ON}	$V_{DS} = V_{GS} = 3.3\text{ V}$	$\mu\text{A} / \mu\text{m}$	613.6	611.7	622.4	613.6

I_{OFF}	$V_{DS} = 3.3 \text{ V}, V_{GS} = 0 \text{ V}$	$A/\mu\text{m}$	1.1E-12	5.9E-13	4.2E-13	1.1E-12*
-----------	--	-----------------	---------	---------	---------	----------

Capacitance

CJ	$V_J = 0 \text{ V}$	F/m^2	--	7.812E-04	7.812E-04	7.812E-04
CJSW	$V_J = 0 \text{ V}$	F/m	--	1.125E-10	1.125E-10	1.125E-10
CJSWG	$V_J = 0 \text{ V}$	F/m	--	2.250E-10	2.155E-10	2.155E-10
C_{OVL}	$V_{GS} = -0.5 \text{ V}$	F/m	--	2.65E-10	2.55E-10	2.55E-10

*gmindc=1e-15

3.3 MOSFET DC Model

3.3.1 Test devices

The geometry of devices that were used for MOSFET DC model parameter extraction is summarized below.

Table 3-3 Geometry of bpw NMOS devices measured for DC parameter extraction

WL	10	1	0.8	0.6	0.507
10	X	X	X	X	X
0.8	X	X		X	X
0.6				X	
0.43	X	X			X
0.35	X			X	X

3.3.2 Measurement conditions

The drain current was measured at various bias conditions summarized in the table below:

Table 3-4 Test conditions for IV curves of bpw NMOS

I_D vs. V_{GS}				I_D vs. V_{DS}			
	Start	Stop	Step		Start	Stop	Step
V_{DS} (V)	0.1	3.3	3.2	V_{DS} (V)	0	3.6	0.05
V_{GS} (V)	-0.5	3.6	0.05	V_{GS} (V)	0.7	3.3	0.65
V_{BS} (V)	0	-3.3	-0.825	V_{BS} (V)	0	-3.3	-3.3

3.3.3 Model verification plots

The simulation results obtained from the extracted model were plotted together with the measurement results for comparison. The L and W in the plots refer to physical dimension (LDES *0.9+12nm and WDES *0.9) respectively.

I_D vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-1 I_D vs. V_{DS} at $V_{BS} = 0\text{V}$ for bpw NMOS




Figure 3-2 I_D vs. V_{DS} at $V_{BS} = -3.3V$ for bpw NMOS

G_{DS} vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-3 G_{DS} vs. V_{DS} at $V_{BS} = 0V$ for bpw NMOS




Figure 3-4 G_{DS} vs. V_{DS} at $V_{BS} = -3.3V$ for bpw NMOS

I_D vs. V_{GS} plots (linear scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-5 I_D vs. V_{GS} at $V_{DS} = 0.1 V$ for bpw NMOS




Figure 3-6 I_D vs. V_{GS} at $V_{DS} = 3.3V$ for bpw NMOS

I_D vs. V_{GS} plots (logarithmic scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-7 Log scaled I_D vs. V_{GS} at $V_{DS} = 0.1$ V for bpw NMOS




Figure 3-8 Log scaled I_D vs. V_{GS} at $V_{DS} = 3.3V$ for bpw NMOS

G_M vs. V_{GS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-9 G_M vs. V_{GS} at $V_{DS} = 0.1V$ for bpw NMOS




Figure 3-10 G_M vs. V_{GS} at $V_{DS} = 3.3V$ for bpw NMOS

The L and W in the plots refer to $LDES$ and $WDES$ respectively.

The following figures show the channel length and width dependence of linear and saturation threshold voltage extracted at $I_D = 300\text{nA} \cdot (WDES \cdot 0.9) / (LDES \cdot 0.9 + 0.012 \mu\text{m})$ at 25°C . The plots show the physical dimension. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-11 V_{TLIN} vs. channel length & channel width for low drain bias ($V_{DS} = 0.1 \text{ V}$) for bw NMOS




Figure 3-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = 3.3V$) for bpw NMOS

The L and W in the plots refer to LDES and WDES respectively.

The following plots show the channel length and width dependence of I_{ON} extracted at $V_{DS} = V_{GS} = 3.3V$ for $V_{BS} = 0V$ to $-3.3V$ at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-13 Saturation current I_{ON} vs. channel length and channel width for bpw NMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following plots show the channel length and width dependence of I_{OFF} extracted at $V_{DS} = V_{CC}$ and $V_{GS} = 0V$ for $V_{BS} = 0V$ to $-3.3V$ at 25 C. A large discrepancy of I_{OFF} can be seen in the graphs, which is due to the presence of junction leakage current. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-14 I_{OFF} vs. channel length and channel width for bpw NMOS

V_{TLIN} vs. temperature

The following plots show the temperature dependence of the linear and saturation threshold voltage extracted at $I_D = 300nA \cdot (W_{DES} \cdot 0.9) / (L_{DES} \cdot 0.9 + 0.012 \mu m)$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-15 V_{TLIN} vs. temperature for bpw NMOS

V_{TSAT} vs. temperature




Figure 3-16 V_{TSAT} vs. temperature for bpw NMOS

I_{ON} vs. temperature

The following plots show the temperature dependence of I_{ON} extracted at $V_{GS} = V_{DS} = 3.3V$, $V_{BS} = 0V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-17 Saturation current vs. temperature for bpw NMOS

I_{OFF} vs. temperature

The following plots show the temperature dependence of I_{OFF} extracted at $V_{DS} = 3.3V$, $V_{GS} = V_{BS} = 0 V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 3-18 I_{OFF} vs. temperature for bpw NMOS

3.3.4 Model fitting accuracy

The model fitting accuracy of parameters I_D , G_M and G_{DS} is quantified using the following equation:

$$\text{error \%} = 100 * | \text{measurement} - \text{simulation} | / [(\text{measurement} + \text{simulation}) / 2]$$

Different error criteria are defined for different parameters (I_D , G_M and G_{DS}) as well as for different operation regions. These criteria are explained below.

1) I_D accuracy criteria

- f. I_D in sub-threshold region, i.e. $V_{GS} < V_T$
- g. I_D in moderate inversion region, i.e. $V_T \leq V_{GS} < V_T + V_X$
- h. I_D in strong inversion region, i.e. $V_T + V_X \leq V_{GS} \leq V_{CC}$

, where $V_X = (V_{CC} - V_T) / 2$

2) G_M and G_{DS} accuracy criteria

- i. G_M and G_{DS} in sub-threshold region, i.e. $V_{GS} < V_T$
- j. G_M and G_{DS} in inversion region, i.e. $V_T \leq V_{GS} \leq V_{CC}$

Table 3-5 Requirements for model fit quality

Target of Quality Check	$V_{GS} < V_T$ (sub-threshold)	$V_T \leq V_{GS} < V_T + V_X$ (moderate inversion)	$V_T + V_X \leq V_{GS} \leq V_{CC}$ (strong inversion)
I_D	$\leq 75\%$	$\leq 25\%$	$\leq 7\%$
G_M	$\leq 50\%$	$\leq 20\%$	$\leq 20\%$
G_{DS}	$\leq 100\%$	$\leq 50\%$	$\leq 50\%$

I_D accuracy




Figure 3-19 I_D accuracy at 25 C for bpw NMOS

G_M and G_{DS} accuracy




Figure 3-20 G_M and G_{DS} accuracy at 25 C for bpw NMOS

4 3.3V P-ch MOSFET

4.1 Silicon Wafer for Modeling

The information about the silicon wafer used for characterization and model parameter extraction is summarized in the table below.

Table 4-1 Test wafer information for PMOS

	MOSFET DC model	MOSFET AC Model	Junction DC Model	Junction AC Model
Mask ID	BSW0QA	BSW0QA	BSW0QA	BSW0QA
Lot ID	D5FHR.11	D5FHR.11	D5FHR.11	D5FHR.11
Wafer Number	11	11	11	11

4.2 Electrical Parameters

The important electrical parameters for the characterization of this device are summarized in the table below.

Linear and saturation threshold voltage is extracted at
 $I_D = 300\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$ for NMOS and
 $I_D = -70\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$ for PMOS, respectively.
The dimension is after 90% shrink and 12nm sizing channel length back.

All parameters are given for $T=25\text{ C}$, $V_{BS}=0\text{ V}$ unless specified otherwise.

Table 4-2 Electrical parameters for PMOS

All parameters are given for T=25 °C , $V_{BS}=0$ V unless specified otherwise.

Target & Centered Value are given for SA=2.2u SB=2.2u

Measured & Extracted Value are given for SA=2.2u SB=2.2u

Parameter	Condition	Unit	Target	Measured Value	Extracted Value	Centered Value
-----------	-----------	------	--------	----------------	-----------------	----------------

Long channel device (W/L= 10 μ m / 10 μ m)

V_{TLIN}	$V_{DS} = -0.1$ V	V	-0.498	-0.495	-0.498	-0.498
I_{ON}	$V_{DS}=V_{GS} = -3.3$ V	μ A/ μ m	-10.94	-10.88	-10.94	-10.94

Wide and short channel device (W/L= 10 μ m / 0.507 μ m)

V_{TLIN}	$V_{DS} = -0.1$ V	V	-0.488	-0.488	-0.488	-0.488
V_{TSAT}	$V_{DS} = -3.3$ V	V	-0.478	-0.472	-0.474	-0.474
I_{ON}	$V_{DS}=V_{GS} = -3.3$ V	μ A/ μ m	-202	-201.70	-202.49	-202.46
I_{OFF}	$V_{DS}= -3.3$ V, $V_{GS}=0$ V	A/ μ m	-4.3E-12	-1.1E-11	-4.3E-12	-4.3E-12*

Narrow and long channel device (W/L= 0.35 μ m / 10 μ m)

V_{TLIN}	$V_{DS} = -0.1$ V	V	-0.494	-0.488	-0.491	-0.494
V_{TSAT}	$V_{DS}= -3.3$ V	V	-0.492	-0.479	-0.490	-0.493
I_{ON}	$V_{DS}=V_{GS} = -3.3$ V	μ A/ μ m	-11.162	-11.12	-10.91	-11.16

Narrow and short channel device (W/L= 0.35 μ m / 0.507 μ m)

V_{TLIN}	$V_{DS} = -0.1$ V	V	-0.480	-0.477	-0.480	-0.480
V_{TSAT}	$V_{DS}= -3.3$ V	V	-0.470	-0.463	-0.464	-0.464
I_{ON}	$V_{DS}=V_{GS} = -3.3$ V	μ A/ μ m	-196.54	-195.34	-195.72	-196.57
I_{OFF}	$V_{DS}= -3.3$ V, $V_{GS}=0$ V	A/ μ m	--	-2.9E-11	-4.5E-12	-4.7E-12*

Capacitance

CJ	$V_J = 0$ V	F/m ²	--	9.63E-04	9.63E-04	9.63E-04
CJSW	$V_J = 0$ V	F/m	--	1.05E-10	1.05E-10	1.05E-10
CJSWG	$V_J = 0$ V	F/m	--	3.37E-10	3.37E-10	3.37E-10
C _{OVL}	$V_{GS} = 0.5$ V	F/m	--	3.21E-10	2.93E-10	2.93E-10

*gmindc=1e-15

4.3 MOSFET DC Model

4.3.1 Test devices

The geometry of devices that were used for MOSFET DC model parameter extraction is summarized below.

Table 4-3 Geometry of PMOS devices measured for DC parameter extraction

W/L	10	1	0.8	0.6	0.507
10	X	X	X	X	X
0.8	X	X		X	X
0.6				X	
0.43	X	X			X
0.35	X			X	X

4.3.2 Measurement conditions

The drain current was measured at various bias conditions summarized in the table below:

Table 4-4 Test conditions for IV curves of PMOS

I_D vs. V_{GS}				I_D vs. V_{DS}			
	Start	Stop	Step		Start	Stop	Step
V_{DS} (V)	-0.1	-3.3	-3.2	V_{DS} (V)	0	-3.6	-0.05
V_{GS} (V)	0.5	-3.6	-0.05	V_{GS} (V)	-0.5	-3.3	-0.4
V_{BS} (V)	0	3.3	0.825	V_{BS} (V)	0	3.3	3.3

4.3.3 Model verification plots

The simulation results obtained from the extracted model were plotted together with the measurement results for comparison. The L and W in the plots refer to physical dimension (LDES *0.9+12nm and WDES *0.9) respectively.

I_D vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-1 I_D vs. V_{DS} at $V_{BS} = 0V$ for PMOS




Figure 4-2 I_D vs. V_{DS} at $V_{BS} = 3.3V$ for PMOS

G_{DS} vs. V_{DS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)





Figure 4-3 G_{DS} vs. V_{DS} at $V_{BS} = 0V$ for PMOS



I_D vs. V_{GS} plots (linear scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-5 I_D vs. V_{GS} at $V_{DS} = -0.1V$ for PMOS




Figure 4-6 I_D vs. V_{GS} at $V_{DS} = -3.3V$ for PMOS

I_D vs. V_{GS} plots (logarithmic scale)

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-7 Log scaled I_D vs. V_{GS} at $V_{DS} = -0.1V$ for PMOS




Figure 4-8 Log scaled I_D vs. V_{GS} at $V_{DS} = -3.3V$ for PMOS

G_M vs. V_{GS} plots

The following plots show measured and simulated output I-V curves for selected devices at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-9 G_M vs. V_{GS} at $V_{DS} = -0.1V$ for PMOS




Figure 4-10 G_M vs. V_{GS} at $V_{DS} = -3.3V$ for PMOS

The L and W in the plots refer to LDES and WDES respectively.

The following figures show the channel length and width dependence of linear and saturation threshold voltage extracted at $I_D = -70\text{nA} \cdot (W_{DES} \cdot 0.9) / (L_{DES} \cdot 0.9 + 0.012 \mu\text{m})$ at 25°C . The plots show the physical dimension. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-11 $V_{T LIN}$ vs. channel length & channel width for low drain bias ($V_{DS} = -0.1\text{V}$) for PMOS




Figure 4-12 V_T vs. channel length & channel width for high drain bias ($V_{DS} = -3.3V$) for PMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following plots show the channel length and width dependence of I_{ON} extracted at $V_{DS} = V_{GS} = -3.3V$ for $V_{BS} = 0V$ and $V_{BS} = 3.3V$ at 25 C. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-13 Saturation current I_{ON} vs. channel length and channel width for PMOS

The L and W in the plots refer to L_{DES} and W_{DES} respectively.

The following plots show the channel length and width dependence of I_{OFF} extracted at $V_{DS} = -V_{CC}$ and $V_{GS} = 0V$ for $V_{BS} = 0V$ to $3.3V$ at $25^\circ C$. A large discrepancy of I_{OFF} can be seen in the graphs, which is due to the presence of junction leakage current. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-14 I_{OFF} vs. channel length and channel width for PMOS

V_{TLIN} vs. temperature

The following plots show the temperature dependence of the linear and saturation threshold voltage extracted at $I_D = -70nA \cdot (WDES \cdot 0.9) / (LDES \cdot 0.9 + 0.012 \mu m)$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-15 V_{TLIN} vs. temperature for PMOS

V_{TSAT} vs. temperature




Figure 4-16 V_{TSAT} vs. temperature for PMOS

I_{ON} vs. temperature

The following plots show the temperature dependence of I_{ON} extracted at $V_{GS} = V_{DS} = -3.3V$, $V_{BS} = 0V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-17 Saturation current vs. temperature for PMOS

I_{OFF} vs. temperature

The following plots show the temperature dependence of I_{OFF} extracted at $V_{DS} = -3.3V$, $V_{GS} = V_{BS} = 0 V$. (The dimensions are after 90% shrink and 12nm sizing channel length back.)




Figure 4-18 I_{OFF} vs. temperature for PMOS

4.3.4 Model fitting accuracy

The model fitting accuracy of parameters I_D , G_M and G_{DS} is quantified using the following equation:

$$\text{error \%} = 100 * | \text{measurement} - \text{simulation} | / [(\text{measurement} + \text{simulation}) / 2]$$

Different error criteria are defined for different parameters (I_D , G_M and G_{DS}) as well as for different operation regions. These criteria are explained below.

1) I_D accuracy criteria

- k. I_D in sub-threshold region, i.e. $V_{GS} < V_T$
- l. I_D in moderate inversion region, i.e. $V_T \leq V_{GS} < V_T + V_X$
- m. I_D in strong inversion region, i.e. $V_T + V_X \leq V_{GS} \leq V_{CC}$

, where $V_X = (V_{CC} - V_T) / 2$

2) G_M and G_{DS} accuracy criteria

- n. G_M and G_{DS} in sub-threshold region, i.e. $V_{GS} < V_T$
- o. G_M and G_{DS} in inversion region, i.e. $V_T \leq V_{GS} \leq V_{CC}$

Table 4-5 Requirements for model fit quality

Target of Quality Check	$V_{GS} < V_T$ (sub-threshold)	$V_T \leq V_{GS} < V_T + V_X$ (moderate inversion)	$V_T + V_X \leq V_{GS} \leq V_{CC}$ (strong inversion)
I_D	$\leq 75\%$	$\leq 25\%$	$\leq 7\%$
G_M	$\leq 50\%$	$\leq 20\%$	$\leq 20\%$
G_{DS}	$\leq 100\%$	$\leq 50\%$	$\leq 50\%$

I_D accuracy




Figure 4-19 I_D accuracy at 25 C for PMOS

G_M and G_{DS} accuracy




Figure 4-20 G_M and G_{DS} accuracy at 25 C for PMOS

4.4 MOSFET Capacitance Model

4.4.1 Test devices

The following test structures were used for MOSFET capacitance model parameter extraction.

Table 4-6 Measurement structure for PMOS C_{gg} capacitance model

Structure	L[μm]	W[μm]
Gate capacitance components, C _{GDS}	80	80

Table 4-7 Large area measurement structure for PMOS C_{gc} capacitance model

Structure	L[μm]	W[μm]
Gate capacitance components	10	10
	1	10
	.5	10
	.246	10
	10	1
	.417	10
	.417	1
	10	.5
	1	1
	.246	.5
	.5	.5
	.417	.25
	10	.16
	10	.25
	.417	.16
	.246	.16
	.5	.16

4.4.2 Measurement conditions

The measurement conditions for MOSFET capacitance are summarized in Table 2-8 below.

Table 4-8 Measurement conditions for PMOS capacitance model

V_{BIAS} [V]	From -3.63 to 3.63 V in 0.066 V step
Frequency [kHz]	100
V_{OSC} [mV]	50
Temp [°C]	25

4.4.3 T_{OX} extraction




Figure 4-21 Measured and simulated C_{GG} curves

4.4.4 Width and length AC model accuracy

Width and length AC model accuracy




Figure 4-22 Measured and simulated C_{GC} curves for MOSFET measurement structure for PMOS

4.5 Parasitic Source / Drain Junction Capacitance Model

4.5.1 Test devices

The following test structures were used for parameter extraction.

Table 4-9 Junction capacitor structures for PMOS

Structures	Area[m ²]	Perimeter[m]	Description
Bottom area junction capacitance	5.00E-08	2.00E-03	Plate junction capacitor
STI bounded sidewall junction capacitance	3.60E-08	3.64E-02	Finger diode
Inner gate sidewall junction	2.70E-08	1.830E-02	Poly finger structure

4.5.2 Measurement conditions

All junction capacitance was measured under voltage sweep conditions summarized in the following table.

Table 4-10 Junction capacitor measurement conditions for PMOS

V _{BIAS} [V]	VH: nwell & VL: p+ From 0 to 3.63 V in 0.033 V step
Frequency [kHz]	100
V _{OSC} [mV]	50
Temp [°C]	-50,25,125

4.5.3 Extracted model parameters and verification plots

CJ, CJSW vs. Vbias plots

The following plots show the variation of bottom area junction and STI bounded sidewall at different bias voltages and temperatures.




Figure 4-23 Bottom area junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for PMOS




Figure 4-24 STI bounded sidewall junction capacitance at -50 C, 0 C, 25 C, 85 C and 125 C for PMOS

5 Worst Case Model

5.1 Wafer Data vs. Corner Plots

Threshold voltage in linear region V_{TLIN}




Figure 5-1 Corner plots of threshold voltage at low drain bias

Threshold voltage in saturation region V_{TSAT}




Figure 5-2 Corner plots of threshold voltage at high drain bias

Saturation current I_{ON}




Figure 5-3 Corner plots of on-current

Off state current I_{OFF}




Figure 5-4 Corner plots of off-current

Saturation current I_{ON} v.s. Threshold voltage in linear region V_{TLIN} For bpw NMOS




Figure 5-5 Corner plots of on-current v.s. threshold voltage at low drain bias

5.2 Device Performance Reference Tables

** The model simulation results in the following tables have already reflected silicon data that is sizing channel length back for 12nm. It means: The EDR value of size W/L: 10um/0.55um would be the same as the model card simulation result in size of W/L: 10um/0.495um (After 90% shrink without 12nm sizing channel length back).

Table 5-1 NMOS ID current at $V_{GS}=3.3V$, $V_{DS}=1.65V$ and $V_{GS}=3.3V$, $V_{DS}=3.3V$.

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IDSAT (μA)	VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	146.32	707.18	105.35	527.50	77.13	388.75
SS	9/9	123.45	661.80	89.56	492.70	66.17	362.55
FF	9/9	171.78	751.75	122.87	562.28	89.23	415.35
SNFP	9/9	135.89	681.31	98.27	510.10	72.29	377.56
FNSP	9/9	157.09	733.14	112.65	544.90	82.12	399.89
TT	9/0.495	1874.40	5866.20	1553.40	5087.10	1245.40	4228.30
SS	9/0.495	1506.30	5139.20	1248.50	4449.90	1004.70	3692.30
FF	9/0.495	2278.40	6580.50	1893.90	5724.60	1517.70	4774.20
SNFP	9/0.495	1690.90	5510.70	1398.20	4768.50	1121.00	3958.30
FNSP	9/0.495	2065.00	6216.70	1716.90	5405.80	1377.90	4501.80
TT	0.35/9	4.72	23.80	3.54	18.13	2.72	13.68
SS	0.35/9	3.77	21.27	2.86	16.21	2.22	12.24
FF	0.35/9	5.79	26.30	4.31	20.05	3.27	15.13
SNFP	0.35/9	4.27	22.44	3.22	17.17	2.48	13.01
FNSP	0.35/9	5.19	25.16	3.88	19.09	2.95	14.34
TT	0.35/0.495	75.35	251.17	63.28	217.78	51.89	180.95
SS	0.35/0.495	52.98	201.36	44.57	174.23	36.81	144.56
FF	0.35/0.495	100.82	300.29	84.91	261.33	69.49	217.78
SNFP	0.35/0.495	63.92	226.64	53.59	196.00	44.01	162.59
FNSP	0.35/0.495	87.47	275.41	73.69	239.56	60.44	199.49

Table 5-2 NMOS ID current density at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$, $V_{DS}= 3.3V$.

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IDSAT ($\mu A/\mu m$)	VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	16.26	78.58	11.71	58.61	8.57	43.19
SS	9/9	13.72	73.53	9.95	54.74	7.35	40.28
FF	9/9	19.09	83.53	13.65	62.48	9.91	46.15
SNFP	9/9	15.10	75.70	10.92	56.68	8.03	41.95
FNSP	9/9	17.45	81.46	12.52	60.54	9.12	44.43
TT	9/0.495	208.27	651.80	172.60	565.23	138.38	469.81
SS	9/0.495	167.37	571.02	138.72	494.43	111.63	410.26
FF	9/0.495	253.16	731.17	210.43	636.07	168.63	530.47
SNFP	9/0.495	187.88	612.30	155.36	529.83	124.56	439.81
FNSP	9/0.495	229.44	690.74	190.77	600.64	153.10	500.20
TT	0.35/9	13.48	67.99	10.12	51.80	7.76	39.08
SS	0.35/9	10.78	60.78	8.18	46.30	6.34	34.96
FF	0.35/9	16.55	75.14	12.32	57.29	9.35	43.23
SNFP	0.35/9	12.20	64.12	9.21	49.05	7.10	37.18
FNSP	0.35/9	14.82	71.88	11.07	54.54	8.44	40.97
TT	0.35/0.495	215.27	717.63	180.80	622.23	148.27	517.00
SS	0.35/0.495	151.36	575.31	127.34	497.80	105.18	413.03
FF	0.35/0.495	288.06	857.97	242.61	746.66	198.54	622.23
SNFP	0.35/0.495	182.62	647.54	153.12	560.00	125.73	464.54
FNSP	0.35/0.495	249.91	786.89	210.53	684.46	172.69	569.97

Table 5-3 NMOS V_{TLIN} .

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
V _{TH} (V)	V _{DS}	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	0.578	0.575	0.512	0.508	0.432	0.426
SS	9/9	0.638	0.634	0.572	0.569	0.493	0.487
FF	9/9	0.519	0.516	0.452	0.448	0.371	0.365
SNFP	9/9	0.608	0.605	0.542	0.539	0.462	0.457
FNSP	9/9	0.548	0.545	0.482	0.478	0.401	0.396
TT	9/0.495	0.606	0.589	0.544	0.525	0.470	0.448
SS	9/0.495	0.690	0.672	0.629	0.610	0.557	0.534
FF	9/0.495	0.521	0.505	0.459	0.441	0.384	0.363
SNFP	9/0.495	0.648	0.630	0.587	0.567	0.513	0.491
FNSP	9/0.495	0.564	0.548	0.501	0.484	0.427	0.406
TT	0.35/9	0.579	0.575	0.512	0.508	0.430	0.424
SS	0.35/9	0.648	0.645	0.582	0.578	0.502	0.496
FF	0.35/9	0.509	0.506	0.441	0.438	0.358	0.353
SNFP	0.35/9	0.613	0.610	0.547	0.543	0.466	0.460
FNSP	0.35/9	0.544	0.541	0.477	0.473	0.394	0.389
TT	0.35/0.495	0.588	0.567	0.526	0.504	0.451	0.425
SS	0.35/0.495	0.717	0.695	0.656	0.633	0.583	0.556
FF	0.35/0.495	0.460	0.439	0.396	0.374	0.319	0.294
SNFP	0.35/0.495	0.653	0.631	0.591	0.568	0.516	0.491
FNSP	0.35/0.495	0.524	0.503	0.461	0.439	0.384	0.360

Table 5-4 NMOS ID current at $V_{GS}=0$ and $V_{DS}=0.1V$ or $V_{DS}= 3.3V$ (off current).

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IOFF (A)	VDS	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	5.95E-14	1.08E-11	1.81E-13	6.71E-12	3.21E-11	3.84E-11
SS	9/9	1.67E-16	7.11E-15	2.05E-14	2.66E-14	8.90E-12	9.47E-12
FF	9/9	3.05E-12	5.55E-10	3.78E-12	3.39E-10	1.27E-10	3.54E-10
SNFP	9/9	6.16E-15	1.08E-12	5.31E-14	7.14E-13	1.61E-11	1.76E-11
FNSP	9/9	2.26E-12	4.12E-10	2.56E-12	2.52E-10	6.68E-11	2.34E-10
TT	9/0.495	6.04E-14	1.09E-11	7.01E-13	7.69E-12	1.97E-10	2.99E-10
SS	9/0.495	1.67E-16	7.11E-15	4.94E-14	8.53E-14	2.89E-11	4.36E-11
FF	9/0.495	3.11E-12	5.63E-10	1.18E-11	3.57E-10	1.41E-09	2.29E-09
SNFP	9/0.495	6.27E-15	1.09E-12	1.75E-13	9.54E-13	7.26E-11	1.11E-10
FNSP	9/0.495	2.30E-12	4.18E-10	4.73E-12	2.59E-10	5.43E-10	9.54E-10
TT	0.35/9	2.17E-15	3.64E-13	7.53E-15	2.30E-13	1.42E-12	1.65E-12
SS	0.35/9	2.01E-16	6.55E-15	8.60E-16	7.33E-15	3.48E-13	3.76E-13
FF	0.35/9	7.58E-14	1.37E-11	1.20E-13	8.44E-12	6.81E-12	1.27E-11
SNFP	0.35/9	3.92E-16	4.19E-14	2.17E-15	2.99E-14	6.56E-13	7.18E-13
FNSP	0.35/9	4.72E-14	8.54E-12	6.30E-14	5.23E-12	3.19E-12	6.78E-12
TT	0.35/0.495	2.81E-15	4.77E-13	4.39E-14	3.70E-13	1.17E-11	1.94E-11
SS	0.35/0.495	2.01E-16	6.55E-15	9.75E-16	8.10E-15	6.44E-13	1.04E-12
FF	0.35/0.495	1.22E-13	2.13E-11	2.44E-12	1.72E-11	2.41E-10	4.00E-10
SNFP	0.35/0.495	4.51E-16	5.22E-14	5.82E-15	4.44E-14	2.56E-12	4.25E-12
FNSP	0.35/0.495	7.94E-14	1.43E-11	3.97E-13	9.33E-12	5.44E-11	9.40E-11

*gmindc=1e-15

Table 5-5 bpw NMOS ID current at $V_{GS}=3.3V$, $V_{DS}=1.65V$ and $V_{GS}=3.3V$, $V_{DS}=3.3V$.

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IDSAT (μA)	VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	138.90	676.92	100.06	505.30	73.28	372.56
SS	9/9	113.92	611.08	82.57	454.48	60.96	334.03
FF	9/9	167.04	742.14	119.64	556.12	87.00	411.44
SNFP	9/9	127.29	640.86	92.05	479.89	67.71	355.13
FNSP	9/9	150.99	713.22	108.36	530.71	79.05	389.84
TT	9/0.495	1781.20	5725.90	1486.50	4989.90	1198.10	4157.90
SS	9/0.495	1423.30	5024.30	1177.40	4339.70	944.74	3581.20
FF	9/0.495	2169.20	6433.40	1822.30	5640.30	1473.50	4731.20
SNFP	9/0.495	1606.80	5369.00	1336.60	4664.80	1075.90	3876.70
FNSP	9/0.495	1961.60	6084.50	1641.30	5315.20	1324.40	4437.90
TT	0.35/9	4.55	23.41	3.41	17.82	2.61	13.42
SS	0.35/9	3.56	20.38	2.70	15.49	2.09	11.66
FF	0.35/9	5.68	26.44	4.23	20.15	3.21	15.19
SNFP	0.35/9	4.07	21.80	3.07	16.65	2.37	12.59
FNSP	0.35/9	5.04	25.04	3.77	18.99	2.87	14.24
TT	0.35/0.495	73.09	246.05	62.06	214.76	51.28	178.72
SS	0.35/0.495	51.42	199.84	43.12	171.81	35.41	140.72
FF	0.35/0.495	97.34	292.61	83.42	257.71	69.24	216.51
SNFP	0.35/0.495	62.22	222.87	52.52	193.28	43.25	159.80
FNSP	0.35/0.495	84.53	269.31	72.14	236.23	59.78	197.60

**Table 5-6 bpw NMOS ID current density at $V_{GS}= 3.3V$, $V_{DS}= 1.65V$ and $V_{GS}= 3.3V$,
 $V_{DS}= 3.3V$.**

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IDSAT ($\mu A/\mu m$)	VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	15.43	75.21	11.12	56.14	8.14	41.40
SS	9/9	12.66	67.90	9.17	50.50	6.77	37.11
FF	9/9	18.56	82.46	13.29	61.79	9.67	45.72
SNFP	9/9	14.14	71.21	10.23	53.32	7.52	39.46
FNSP	9/9	16.78	79.25	12.04	58.97	8.78	43.32
TT	9/0.495	197.91	636.21	165.17	554.43	133.12	461.99
SS	9/0.495	158.14	558.26	130.82	482.19	104.97	397.91
FF	9/0.495	241.02	714.82	202.48	626.70	163.72	525.69
SNFP	9/0.495	178.53	596.56	148.51	518.31	119.54	430.74
FNSP	9/0.495	217.96	676.06	182.37	590.58	147.16	493.10
TT	0.35/9	12.99	66.90	9.75	50.91	7.47	38.34
SS	0.35/9	10.17	58.23	7.70	44.25	5.96	33.31
FF	0.35/9	16.24	75.54	12.09	57.58	9.17	43.40
SNFP	0.35/9	11.64	62.28	8.78	47.57	6.76	35.98
FNSP	0.35/9	14.41	71.55	10.77	54.25	8.21	40.69
TT	0.35/0.495	208.82	703.00	177.33	613.60	146.50	510.63
SS	0.35/0.495	146.91	570.97	123.21	490.89	101.17	402.06
FF	0.35/0.495	278.13	836.03	238.35	736.31	197.83	618.60
SNFP	0.35/0.495	177.76	636.77	150.07	552.23	123.58	456.57
FNSP	0.35/0.495	241.51	769.46	206.12	674.94	170.79	564.57

Table 5-7 bpw NMOS V_{TLIN} and V_{TSAT} .

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
VTH (V)	VDS	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	0.576	0.573	0.512	0.508	0.435	0.430
SS	9/9	0.635	0.632	0.572	0.568	0.497	0.491
FF	9/9	0.517	0.514	0.452	0.448	0.373	0.365
SNFP	9/9	0.606	0.602	0.542	0.538	0.466	0.460
FNSP	9/9	0.546	0.543	0.482	0.478	0.404	0.397
TT	9/0.495	0.604	0.587	0.544	0.526	0.473	0.451
SS	9/0.495	0.687	0.671	0.629	0.611	0.560	0.537
FF	9/0.495	0.520	0.503	0.459	0.440	0.386	0.363
SNFP	9/0.495	0.646	0.630	0.587	0.568	0.516	0.494
FNSP	9/0.495	0.562	0.545	0.501	0.483	0.429	0.407
TT	0.35/9	0.574	0.571	0.510	0.506	0.431	0.425
SS	0.35/9	0.643	0.640	0.580	0.576	0.503	0.497
FF	0.35/9	0.505	0.502	0.440	0.435	0.359	0.352
SNFP	0.35/9	0.609	0.606	0.545	0.541	0.467	0.461
FNSP	0.35/9	0.540	0.537	0.475	0.471	0.395	0.388
TT	0.35/0.495	0.575	0.559	0.514	0.497	0.441	0.420
SS	0.35/0.495	0.702	0.687	0.644	0.626	0.575	0.553
FF	0.35/0.495	0.446	0.431	0.384	0.367	0.309	0.287
SNFP	0.35/0.495	0.638	0.623	0.579	0.561	0.508	0.486
FNSP	0.35/0.495	0.511	0.495	0.449	0.432	0.375	0.353

Table 5-8 bpw NMOS ID current at $V_{GS}=0$ and $V_{DS}=0.1V$ or $V_{DS}= 3.3V$ (off current).

NMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
IOFF (A)	VDS	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	4.44E-16	1.07E-14	2.55E-13	8.03E-13	4.71E-11	7.17E-11
SS	9/9	2.22E-16	7.11E-15	4.78E-14	5.68E-14	1.38E-11	1.47E-11
FF	9/9	1.42E-14	2.14E-12	4.32E-12	3.34E-10	3.39E-10	1.39E-08
SNFP	9/9	2.22E-16	1.07E-14	1.03E-13	1.71E-13	2.43E-11	2.80E-11
FNSP	9/9	9.60E-15	1.58E-12	2.80E-12	2.45E-10	2.18E-10	1.02E-08
TT	9/0.495	1.33E-15	1.42E-14	1.46E-12	2.83E-12	3.19E-10	4.91E-10
SS	9/0.495	2.22E-16	7.11E-15	1.35E-13	2.17E-13	5.25E-11	7.61E-11
FF	9/0.495	3.92E-14	2.20E-12	1.96E-11	3.61E-10	2.20E-09	1.69E-08
SNFP	9/0.495	3.89E-16	1.07E-14	4.13E-13	7.07E-13	1.23E-10	1.83E-10
FNSP	9/0.495	1.48E-14	1.60E-12	7.36E-12	2.55E-10	9.59E-10	1.14E-08
TT	0.35/9	2.12E-16	6.66E-15	1.23E-14	3.06E-14	2.18E-12	2.78E-12
SS	0.35/9	2.01E-16	6.55E-15	1.94E-15	8.44E-15	5.53E-13	5.95E-13
FF	0.35/9	6.56E-16	5.91E-14	1.60E-13	8.25E-12	1.37E-11	3.47E-10
SNFP	0.35/9	2.05E-16	6.55E-15	4.48E-15	1.22E-14	1.03E-12	1.15E-12
FNSP	0.35/9	4.27E-16	3.84E-14	7.82E-14	5.00E-12	7.22E-12	2.10E-10
TT	0.35/0.495	5.34E-16	7.11E-15	2.48E-13	3.90E-13	3.62E-11	5.17E-11
SS	0.35/0.495	2.01E-16	6.55E-15	7.73E-15	1.75E-14	2.54E-12	3.51E-12
FF	0.35/0.495	3.79E-14	1.36E-13	9.07E-12	2.42E-11	5.50E-10	1.22E-09
SNFP	0.35/0.495	2.29E-16	6.55E-15	4.03E-14	6.71E-14	9.07E-12	1.28E-11
FNSP	0.35/0.495	4.17E-15	5.72E-14	1.62E-12	9.29E-12	1.49E-10	4.94E-10

*gmindc=1e-15

Table 5-9 PMOS ID current at $V_{GS} = -3.3V$, $V_{DS} = -1.65V$ and $V_{GS} = -3.3V$, $V_{DS} = -3.3V$.

PMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
-IDSAT (μA)	-VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	26.52	130.58	23.00	109.16	20.37	91.42
SS	9/9	22.30	121.19	19.52	101.52	17.47	85.27
FF	9/9	31.17	139.96	26.80	116.81	23.51	97.58
SNFP	9/9	28.73	135.53	24.79	112.98	21.84	94.30
FNSP	9/9	24.41	125.64	21.28	105.34	18.95	88.53
TT	9/0.495	473.60	2075.60	430.03	1820.70	397.72	1608.40
SS	9/0.495	380.53	1898.70	350.42	1674.00	329.40	1488.10
FF	9/0.495	578.15	2252.60	518.44	1967.10	472.60	1728.10
SNFP	9/0.495	524.52	2166.70	473.04	1893.90	434.10	1665.60
FNSP	9/0.495	425.46	1984.80	389.11	1747.30	362.88	1550.80
TT	0.35/9	1.05	5.33	0.89	4.33	0.77	3.53
SS	0.35/9	0.84	4.68	0.72	3.81	0.63	3.11
FF	0.35/9	1.28	5.98	1.08	4.85	0.93	3.95
SNFP	0.35/9	1.16	5.67	0.98	4.59	0.85	3.74
FNSP	0.35/9	0.94	5.00	0.80	4.07	0.70	3.33
TT	0.35/0.495	17.77	81.60	15.42	68.80	13.64	57.71
SS	0.35/0.495	12.83	64.52	11.33	55.04	10.20	46.67
FF	0.35/0.495	23.70	98.82	20.29	82.56	17.69	68.64
SNFP	0.35/0.495	20.59	90.28	17.74	75.68	15.58	63.12
FNSP	0.35/0.495	15.17	72.98	13.27	61.92	11.84	52.26

**Table 5-10 PMOS ID current density at $V_{GS} = -3.3V$, $V_{DS} = -1.65V$ and $V_{GS} = -3.3V$,
 $V_{DS} = -3.3V$.**

PMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
-IDSAT ($\mu A/\mu m$)	-VDS	1.65V	3.3V	1.65V	3.3V	1.65V	3.3V
TT	9/9	2.95	14.51	2.56	12.13	2.26	10.16
SS	9/9	2.48	13.47	2.17	11.28	1.94	9.47
FF	9/9	3.46	15.55	2.98	12.98	2.61	10.84
SNFP	9/9	3.19	15.06	2.75	12.55	2.43	10.48
FNSP	9/9	2.71	13.96	2.36	11.70	2.11	9.84
TT	9/0.495	52.62	230.62	47.78	202.30	44.19	178.71
SS	9/0.495	42.28	210.97	38.94	186.00	36.60	165.34
FF	9/0.495	64.24	250.29	57.60	218.57	52.51	192.01
SNFP	9/0.495	58.28	240.74	52.56	210.43	48.23	185.07
FNSP	9/0.495	47.27	220.53	43.23	194.14	40.32	172.31
TT	0.35/9	2.99	15.24	2.54	12.37	2.21	10.10
SS	0.35/9	2.40	13.38	2.06	10.88	1.81	8.90
FF	0.35/9	3.65	17.09	3.08	13.86	2.65	11.29
SNFP	0.35/9	3.30	16.19	2.79	13.12	2.42	10.67
FNSP	0.35/9	2.69	14.29	2.30	11.63	2.01	9.51
TT	0.35/0.495	50.76	233.15	44.06	196.57	38.98	164.89
SS	0.35/0.495	36.66	184.35	32.36	157.25	29.13	133.34
FF	0.35/0.495	67.72	282.35	57.96	235.88	50.53	196.11
SNFP	0.35/0.495	58.84	257.94	50.70	216.23	44.51	180.34
FNSP	0.35/0.495	43.34	208.51	37.93	176.91	33.83	149.33

Table 5-11 PMOS V_{TLIN} .

PMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
-VTH (V)	-VDS	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	0.581	0.580	0.498	0.497	0.393	0.391
SS	9/9	0.641	0.640	0.558	0.557	0.455	0.453
FF	9/9	0.522	0.520	0.438	0.436	0.332	0.330
SNFP	9/9	0.551	0.550	0.468	0.466	0.363	0.361
FNSP	9/9	0.611	0.610	0.528	0.527	0.424	0.422
TT	9/0.495	0.571	0.559	0.488	0.474	0.383	0.366
SS	9/0.495	0.655	0.643	0.573	0.559	0.470	0.452
FF	9/0.495	0.487	0.474	0.403	0.389	0.297	0.279
SNFP	9/0.495	0.529	0.516	0.445	0.431	0.340	0.322
FNSP	9/0.495	0.613	0.601	0.531	0.516	0.427	0.409
TT	0.35/9	0.573	0.572	0.494	0.492	0.394	0.392
SS	0.35/9	0.643	0.641	0.564	0.563	0.466	0.464
FF	0.35/9	0.504	0.502	0.424	0.422	0.323	0.321
SNFP	0.35/9	0.539	0.537	0.459	0.457	0.359	0.356
FNSP	0.35/9	0.608	0.607	0.529	0.528	0.430	0.428
TT	0.35/0.495	0.559	0.545	0.480	0.464	0.380	0.361
SS	0.35/0.495	0.668	0.653	0.590	0.573	0.492	0.472
FF	0.35/0.495	0.451	0.437	0.370	0.355	0.267	0.249
SNFP	0.35/0.495	0.505	0.491	0.425	0.410	0.324	0.305
FNSP	0.35/0.495	0.614	0.600	0.535	0.519	0.436	0.417

Table 5-12 PMOS ID current at $V_{GS}=0$ and $V_{DS}=-0.1V$ or $V_{DS}=-3.3V$ (off current).

PMOS	Temp. (°C)	-50 °C		25 °C		125 °C	
-IOFF (A)	-VDS	0.1V	3.3V	0.1V	3.3V	0.1V	3.3V
TT	9/9	2.28E-13	6.22E-11	3.30E-13	3.36E-11	2.92E-11	5.00E-11
SS	9/9	1.42E-14	3.83E-12	3.41E-14	2.09E-12	9.43E-12	1.10E-11
FF	9/9	1.70E-12	4.65E-10	2.24E-12	2.51E-10	1.00E-10	2.52E-10
SNFP	9/9	1.70E-12	4.65E-10	1.93E-12	2.51E-10	5.56E-11	2.07E-10
FNSP	9/9	1.42E-14	3.83E-12	5.82E-14	2.11E-12	1.59E-11	1.76E-11
TT	9/0.495	2.31E-13	6.22E-11	4.20E-12	3.88E-11	8.03E-10	1.08E-09
SS	9/0.495	1.43E-14	3.83E-12	4.21E-13	2.61E-12	1.44E-10	1.89E-10
FF	9/0.495	1.78E-12	4.65E-10	4.14E-11	3.04E-10	4.52E-09	6.17E-09
SNFP	9/0.495	1.72E-12	4.65E-10	1.46E-11	2.68E-10	1.94E-09	2.73E-09
FNSP	9/0.495	1.49E-14	3.83E-12	1.24E-12	3.68E-12	3.31E-10	4.35E-10
TT	0.35/9	9.10E-15	2.44E-12	1.37E-14	1.32E-12	1.21E-12	2.03E-12
SS	0.35/9	7.49E-16	1.56E-13	1.42E-15	8.78E-14	3.83E-13	4.55E-13
FF	0.35/9	6.67E-14	1.82E-11	9.94E-14	9.82E-12	4.86E-12	1.08E-11
SNFP	0.35/9	6.67E-14	1.82E-11	7.89E-14	9.80E-12	2.47E-12	8.39E-12
FNSP	0.35/9	7.49E-16	1.56E-13	2.47E-15	8.88E-14	6.36E-13	7.15E-13
TT	0.35/0.495	9.54E-15	2.49E-12	2.20E-13	1.63E-12	3.58E-11	4.83E-11
SS	0.35/0.495	7.63E-16	1.59E-13	1.18E-14	1.04E-13	3.90E-12	5.22E-12
FF	0.35/0.495	8.05E-14	1.86E-11	4.23E-12	1.56E-11	3.36E-10	4.54E-10
SNFP	0.35/0.495	7.00E-14	1.86E-11	1.02E-12	1.13E-11	1.11E-10	1.55E-10
FNSP	0.35/0.495	7.91E-16	1.59E-13	4.66E-14	1.51E-13	1.14E-11	1.51E-11

*gmindc=1e-15

6 Shallow Trench Isolation (STI) or LOD Stress Effect

6.1 Simulation Results for NMOS at SA=SB=0.318 μm (SAREF=2.2 μm)

Note: The LOD stress effect model was based on very limit and early silicon data. SB is equal to SA, SD=0 in all following plots and tables. The following table show the channel length and width dependence of linear and saturation threshold voltage extracted at $I_D = 300\text{nA} \cdot (W_{\text{DES}}^{*0.9} / (L_{\text{DES}}^{*0.9} + 0.012\mu\text{m}))$. The dimension is after 90% shrink and 12nm sizing channel length back.

The simulation results for the NMOS characterization are summarized in the table below.

Table 6-1 Simulation results for NMOS

All parameters are given for $T=25^\circ\text{C}$, $V_{\text{BS}}=0\text{ V}$ unless specified otherwise.

Parameter	Condition	Unit	Simulation Value
-----------	-----------	------	------------------

Long channel device ($W/L=10\mu\text{m} / 10\mu\text{m}$)

V_{TLIN}	$V_{\text{DS}} = 0.1\text{ V}$	V	0.513
I_{ON}	$V_{\text{DS}}=V_{\text{GS}}=3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	52.73

Wide and short channel device ($W/L=10\mu\text{m} / 0.507\mu\text{m}$)

V_{TLIN}	$V_{\text{DS}} = 0.1\text{ V}$	V	0.557
V_{TSAT}	$V_{\text{DS}} = 3.3\text{ V}$	V	0.541
I_{ON}	$V_{\text{DS}}=V_{\text{GS}}=3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	557.92
I_{OFF}	$V_{\text{DS}}=3.3\text{ V}, V_{\text{GS}}=0\text{ V}$	$\text{A}/\mu\text{m}$	$8.1\text{E}-13^*$

Narrow and long channel device ($W/L=0.35\mu\text{m} / 10\mu\text{m}$)

V_{TLIN}	$V_{\text{DS}} = 0.1\text{ V}$	V	0.513
V_{TSAT}	$V_{\text{DS}} = 3.3\text{ V}$	V	0.509
I_{ON}	$V_{\text{DS}}=V_{\text{GS}}=3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	46.39

Narrow and short channel device ($W/L=0.35\mu\text{m} / 0.507\mu\text{m}$)

V_{TLIN}	$V_{\text{DS}} = 0.1\text{ V}$	V	0.539
V_{TSAT}	$V_{\text{DS}} = 3.3\text{ V}$	V	0.518
I_{ON}	$V_{\text{DS}}=V_{\text{GS}}=3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	614.03
I_{OFF}	$V_{\text{DS}}=3.3\text{ V}, V_{\text{GS}}=0\text{ V}$	$\text{A}/\mu\text{m}$	$9.7\text{E}-13^*$

*gmindc=1e-15

6.1.1 Model verification plots for NMOS

The L and W in the plots refer to LDES and WDES respectively.

V_T vs. SA

The following figures show the SA dependence of linear and saturation threshold voltage extracted at $I_D=300\text{nA} \cdot W_{DES} \cdot 0.9 / (L_{DES} \cdot 0.9 + 12\text{nm})$ at 25°C . The dimension is after 90% shrink and 12nm sizing channel length back.




Figure 6-1 V_T vs. S_A for low drain bias ($V_{DS} = 0.1$ V) for NMOS




Figure 6-2 V_T vs. S_A for high drain bias ($V_{DS} = 3.3\text{V}$) for NMOS

I_{ON} vs. SA

The following plots show the SA dependence of I_{ON} extracted at $V_{DS}=V_{GS}=3.3V$ for $V_{BS}=0$ at 25C.




Figure 6-3 Saturation current I_{ON} vs. SA for NMOS

6.2 Simulation Results for PMOS at SA=0.318 um (SAREF=2.2um)

Note: The LOD stress effect model was based on very limit and early silicon data. SB is equal to SA, SD=0 in all following plots and tables. The following table show the channel length and width dependence of linear and saturation threshold voltage extracted at $I_D = -70\text{nA} * (W_{DES}^{*0.9}) / (L_{DES}^{*0.9} + 0.012\mu\text{m})$. The dimension is after 90% shrink and 12nm sizing channel length back.

The simulation results for the PMOS characterization are summarized in the table below.

Table 6-2 Simulation results for PMOS

All parameters are given for $T=25\text{ }^{\circ}\text{C}$, $V_{BS}=0\text{ V}$ unless specified otherwise.

Parameter	Condition	Unit	Simulation Value
-----------	-----------	------	------------------

Long channel device ($W/L=10\text{ }\mu\text{m} / 10\text{ }\mu\text{m}$)

V_{TLIN}	$V_{DS} = -0.1\text{ V}$	V	-0.498
I_{ON}	$V_{DS}=V_{GS}= -3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	-11.04

Wide and short channel device ($W/L=10\text{ }\mu\text{m} / 0.507\text{ }\mu\text{m}$)

V_{TLIN}	$V_{DS} = -0.1\text{ V}$	V	-0.486
V_{TSAT}	$V_{DS} = -3.3\text{ V}$	V	-0.472
I_{ON}	$V_{DS}=V_{GS}= -3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	-220.80
I_{OFF}	$V_{DS}= -3.3\text{ V}, V_{GS}=0\text{ V}$	$\text{A}/\mu\text{m}$	-4.3E-12*

Narrow and long channel device ($W/L=0.35\text{ }\mu\text{m} / 10\text{ }\mu\text{m}$)

V_{TLIN}	$V_{DS} = -0.1\text{ V}$	V	-0.494
V_{TSAT}	$V_{DS} = -3.3\text{ V}$	V	-0.492
I_{ON}	$V_{DS}=V_{GS}= -3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	-11.27

Narrow and short channel device ($W/L=0.35\text{ }\mu\text{m} / 0.507\text{ }\mu\text{m}$)

V_{TLIN}	$V_{DS} = -0.1\text{ V}$	V	-0.478
V_{TSAT}	$V_{DS} = -3.3\text{ V}$	V	-0.463
I_{ON}	$V_{DS}=V_{GS}= -3.3\text{ V}$	$\mu\text{A}/\mu\text{m}$	-213.57
I_{OFF}	$V_{DS}= -3.3\text{ V}, V_{GS}=0\text{ V}$	$\text{A}/\mu\text{m}$	-4.7E-12 *

*gmindc=1e-15

6.2.1 Model verification plots for PMOS

The L and W in the plots refer to LDES and WDES respectively

V_T vs. SA

The following figures show the SA dependence of linear and saturation threshold voltage extracted at $I_D = -70\text{nA} \cdot W_{DES} \cdot 0.9 / (L_{DES} \cdot 0.9 + 12\text{nm})$ at 25°C . The dimension is after 90% shrink and 12nm sizing channel length back.




Figure 6-4 V_T vs. SA for low drain bias ($V_{DS} = -0.1V$) for PMOS




Figure 6-5 V_T vs. S_A for high drain bias ($V_{DS} = -3.3V$) for PMOS

I_{ON} vs. SA

The following plots show the SA dependence of I_{ON} extracted at $V_{DS}=V_{GS}= -3.3V$ for $V_{BS}=0$ at 25C.




Figure 6-6 Saturation current I_{ON} vs. SA for PMOS

6.3 V_T and I_{ON} Variation v. SA for both N/PMOS

Delta V_T is defined as $V_T(SA) - V_T(2.2\mu m)$ for NMOS and $-[V_T(SA) - V_T(2.2\mu m)]$ for PMOS. Delta I_{ON} is defined as $[I_{ON}(SA) - I_{ON}(2.2\mu m)] / I_{ON}(2.2\mu m) * 100\%$.

Delta V_T and I_{ON} vs. SA





Figure 6-7 Delta V_T and I_{ON} vs. SA for both N/PMOS

7 Dynamic Performance


7.1 Test Circuit

To assess the dynamic performance of these devices, a ring oscillator circuit with the following configurations is adopted.

R.O. (Inverter) circuit description



Ring Oscillator circuit



single stage R.O. circuit

Figure 7-1 Ring oscillator netlist description

7.2 Dynamic Performance for SA= SB=0.318um

Table 7-1 Ring oscillator (inverter) structure description for SA=SB=0.318um

R.O. (Inverter) Structure description		
Contact size	0.144 um X 0.144 um	
Polysilicon gate to contact spacing	0.12 um	
Contact to diffusion edge spacing	0.054 um	
Without RC loading	R = 0 ohm	C = 0 fF
Inverter		
Logic gate type	Inverter	
Channel width for n-ch MOSFET	5 um X 1	
Channel length for n-ch MOSFET	0.507 um	
Channel width for p-ch MOSFET	6.5 um X 1	
Channel Length for p-ch MOSFET	0.507 um	

Table 7-2 Electrical parameters for ring oscillator (ps/stage) for SA=SB=0.318um

Parameter	Condition	Unit	Target	Centered Value
T_{pd}	$V_{cc} = 3.3V$	ps/stage	71.9	71.9

The simulation results at different temperatures and using different worst-case models are listed below.

Table 7-3 Ring oscillator simulation results (ps/stage) for SA=SB=0.318um

Inverter, R=0, C=0f, Fanout=1, Vcc=3.3V				Inverter, R=0, C=0f, Fanout=1, T=25C			
Temp(C)	TT	FF	SS	Vcc(V)	TT	FF	SS
-50	60.242	54.707	67.346	2.40	94.479	82.996	109.039
0	67.999	61.801	75.900	2.70	84.385	75.150	96.081
25	71.904	65.351	80.165	3.00	77.205	69.520	86.895
85	81.302	73.995	90.474	3.30	71.904	65.351	80.165
125	87.625	79.832	97.384	3.63	67.542	61.922	74.631





Figure 7-2 Ring oscillator (inverter) simulation for SA=0.318um

The (Inverter) ring oscillator gate delay simulation vs. width for SA= SB=0.318um



**Figure 7-3 Ring oscillator (inverter) gate delay simulation vs. width for SA=SB
=0.318um**

8 Noise Characteristics

8.1 Verification Plots

NMOS, $W=10\mu\text{m}$ $L=10\mu\text{m}$








Figure 8-1 NMOS W/L=10um/10um @ Vd=0.7V








Figure 8-6 NMOS W/L=10um/10um error distribution plot

NMOS, W=10um L=1um




Figure 8-7 NMOS W/L=10um/1um @ Vd=0.7V








Figure 8-8 NMOS W/L=10um/1um @ Vd=1.2V





NMOS, W=10um L=0.507um




Figure 8-13 NMOS W/L=10um/0.507um @ Vd=0.7V




Figure 8-14 NMOS W/L=10um/0.507um @ Vd=1.2V




Figure 8-15 NMOS W/L=10um/0.507um @ Vd=1.8V




Figure 8-16 NMOS W/L=10um/0.507um @ Vd=2.5V




Figure 8-17 NMOS W/L=10um/0.507um @ Vd=3.3V




Figure 8-18 NMOS W/L=10um/0.507um error distribution plot

PMOS, W=10um L=10um




Figure 8-19 PMOS W/L=10um/10um @ Vd=-0.7V




Figure 8-20 PMOS W/L=10um/10um @ Vd=-1.2V




Figure 8-21 PMOS W/L=10um/10um @ Vd=-1.8V




Figure 8-22 PMOS W/L=10um/10um @ Vd=-2.5V





Figure 8-23 PMOS W/L=10um/10um @ Vd=-3.3V



PMOS, W=10um L=1um




Figure 8-25 PMOS W/L=10um/1um @ Vd=-0.7V




Figure 8-26 PMOS W/L=10um/1um @ Vd=-1.2V




Figure 8-27 PMOS W/L=10um/1um @ Vd=-1.8V




Figure 8-28 PMOS W/L=10um/1um @ Vd=-2.5V





Figure 8-29 PMOS W/L=10um/1um @ Vd=-3.3V



PMOS, W=10um L=0.507um




Figure 8-31 PMOS W/L=10um/0.507um @ Vd=-0.7V




Figure 8-32 PMOS W/L=10um/0.507um @ Vd=-1.2V




Figure 8-33 PMOS W/L=10um/0.507um @ Vd=-1.8V




Figure 8-34 PMOS W/L=10um/0.507um @ Vd=-2.5V





Figure 8-35 PMOS W/L=10um/0.507um @ Vd=-3.3V



8.2 Trend Plots at Frequency=100Hz

A. NMOS




Figure 8-37 Noise vs. Length for NMOS @ Vd=0.7V




Figure 8-38 Noise vs. Length for NMOS @ Vd=1.2V




Figure 8-39 Noise vs. Length for NMOS @ Vd=1.8V




Figure 8-40 Noise vs. Length for NMOS @ Vd=2.5V




Figure 8-41 Noise vs. Length for NMOS @ Vd=3.3V




Figure 8-42 Noise vs. Length for NMOS @ Vg=0.7V




Figure 8-43 Noise vs. Length for NMOS @ Vg=1.2V




Figure 8-44 Noise vs. Length for NMOS @ Vg=1.8V




Figure 8-45 Noise vs. Length for NMOS @ Vg=2.5V




Figure 8-46 Noise vs. Length for NMOS @ Vg=3.3V




Figure 8-47 Noise vs. Vg for NMOS @ Vd=0.7V




Figure 8-48 Noise vs. Vg for NMOS @ Vd=1.2V






Figure 8-49 Noise vs. Vg for NMOS @ Vd=1.8V






Figure 8-52 Noise vs. Vd for NMOS @ Vg=0.7V




Figure 8-53 Noise vs. Vd for NMOS @ Vg=1.2V




Figure 8-54 Noise vs. Vd for NMOS @ Vg=1.8V




Figure 8-55 Noise vs. Vd for NMOS @ Vg=2.5V




Figure 8-56 Noise vs. Vd for NMOS @ Vg=3.3V

B. PMOS




Figure 8-57 Noise vs. Length for PMOS @ Vd=-0.7V




Figure 8-58 Noise vs. Length for PMOS @ Vd=-1.2V




Figure 8-59 Noise vs. Length for PMOS @ Vd=-1.8V




Figure 8-60 Noise vs. Length for PMOS @ Vd=-2.5V




Figure 8-61 Noise vs. Length for PMOS @ Vd=-3.3V




Figure 8-62 Noise vs. Length for PMOS @ Vg=-0.7V




Figure 8-63 Noise vs. Length for PMOS @ Vg=-1.2V




Figure 8-64 Noise vs. Length for PMOS @ Vg=-1.8V




Figure 8-65 Noise vs. Length for PMOS @ Vg=-2.5V




Figure 8-66 Noise vs. Length for PMOS @ Vg=-3.3V




Figure 8-67 Noise vs. Vg for PMOS @ Vd=-0.7V




Figure 8-68 Noise vs. Vg for PMOS @ Vd=-1.2V




Figure 8-69 Noise vs. Vg for PMOS @ Vd=-1.8V




Figure 8-70 Noise vs. Vg for PMOS @ Vd=-2.5V




Figure 8-71 Noise vs. Vg for PMOS @ Vd=-3.3V




Figure 8-72 Noise vs. Vd for PMOS @ Vg=-0.7V




Figure 8-73 Noise vs. Vd for PMOS @ Vg=-1.2V




Figure 8-74 Noise vs. Vd for PMOS @ Vg=-1.8V




Figure 8-75 Noise vs. Vd for PMOS @ Vg=-2.5V




Figure 8-76 Noise vs. Vd for PMOS @ Vg=-3.3V

9 Appendix

9.1 Wafer Data vs. Corner Plots

Threshold voltage in linear region VTLIN




Figure 9-1 Corner plots of threshold voltage at low drain bias

Threshold voltage in linear region VTSAT




Figure 9-2 Corner plots of threshold voltage at high drain bias

Saturation current I_{ON}




Figure 9-3 Corner plots of on-current

Off state current I_{OFF}




Figure 9-4 Corner plots of off-current

9.2 HSPICE Warning Message

Table 9-1 Hspice warning message

NO.	Warning Message	Explanation
1.	-	-

9.3 ELDO Warning Message

Table 9-2 Eldo warning message

NO.	Warning Message	Explanation
1.	-	-

9.4 SPECTRE Warning Message

Table 9-3 Spectre warning message

NO.	Warning Message	Explanation
1.	-	-