

# **UMC 0.11 um Logic/Mixed\_Mode AI Advanced Enhancement LVT 5 V MOSFET Monte Carlo SPICE Model Document**

**Version 0.4 Phase1  
2016/09/13**

## Table of Contents

|          |                                                                               |           |
|----------|-------------------------------------------------------------------------------|-----------|
| <b>1</b> | <b>INTRODUCTION .....</b>                                                     | <b>5</b>  |
| 1.1      | Revision History .....                                                        | 5         |
| 1.2      | General Information.....                                                      | 6         |
| 1.3      | Model Usage .....                                                             | 7         |
| 1.3.1    | Simulators .....                                                              | 7         |
| 1.3.2    | The combination of statistical model & corner model .....                     | 7         |
| 1.3.3    | Mismatching parameters in corner model .....                                  | 8         |
| 1.3.4    | Sigma number for Monte-Carlo model.....                                       | 8         |
| 1.3.5    | Model usage.....                                                              | 8         |
| <b>2</b> | <b>MONTE CARLO DC SIMULATION RESULTS FOR PROCESS<br/>VARIATION .....</b>      | <b>17</b> |
| 2.1      | Threshold voltage in linear region $V_{TLIN}$ .....                           | 17        |
| 2.2      | Threshold voltage in saturation region $V_{TSAT}$ .....                       | 19        |
| 2.3      | Linear Current $I_{DLIN}$ .....                                               | 21        |
| 2.4      | Saturation Current $I_{DSAT}$ .....                                           | 22        |
| 2.5      | Transfer Conductance $G_M$ .....                                              | 23        |
| 2.6      | Output Conductance $G_{DS}$ .....                                             | 24        |
| <b>3</b> | <b>MONTE CARLO DYNAMIC SIMULATION RESULTS FOR PROCESS<br/>VARIATION .....</b> | <b>25</b> |
| 3.1      | Ring Oscillator Circuit.....                                                  | 25        |
| <b>4</b> | <b>MONTE CARLO SIMULATION RESULTS FOR MISMATCH .....</b>                      | <b>27</b> |
| 4.1      | Threshold voltage in linear region $V_{TLIN}$ .....                           | 27        |
| 4.2      | Saturation Current $I_{DSAT}$ .....                                           | 29        |
| <b>5</b> | <b>APPENDIX.....</b>                                                          | <b>31</b> |
| 5.1      | HSPICE Warning Messages .....                                                 | 31        |
| 5.2      | ELDO Warning Message.....                                                     | 31        |
| 5.3      | SPECTRE Warning Message .....                                                 | 31        |

## List of Figures

|                                                                            |    |
|----------------------------------------------------------------------------|----|
| Figure 1-1 Layout Example of parallel devices.....                         | 9  |
| Figure 1-2 Layout Example for LOD effect .....                             | 10 |
| Figure 2-1 Monte Carlo plots of threshold voltage at low drain bias .....  | 18 |
| Figure 2-2 Monte Carlo plots of threshold voltage at high drain bias ..... | 20 |
| Figure 2-3 Monte Carlo plots of linear current.....                        | 21 |
| Figure 2-4 Monte Carlo plots of saturation current .....                   | 22 |
| Figure 2-5 Monte Carlo plots of transfer conductance .....                 | 23 |
| Figure 2-6 Monte Carlo plots of output conductance .....                   | 24 |
| Figure 3-1 Ring oscillator netlist diagram .....                           | 25 |
| Figure 3-2 Corner plot of ring oscillator.....                             | 26 |
| Figure 4-1 $V_{TLIN}$ mis-matching simulation of 5 V n-ch MOSFET .....     | 27 |
| Figure 4-2 $V_{TLIN}$ mis-matching simulation of 5 V p-ch MOSFET .....     | 28 |
| Figure 4-3 $I_{DSAT}$ mis-matching simulation of 5 V n-ch MOSFET .....     | 29 |
| Figure 4-4 $I_{DSAT}$ mis-matching simulation of 5 V p-ch MOSFET .....     | 30 |

# List of Tables

Table 1-1 Revision history .....5  
Table 3-1 Ring oscillator (inverter) structure description.....26  
Table 5-1 HSPICE warning message.....31  
Table 5-2 Eldo warning message .....31  
Table 5-3 Spectre warning message .....31

---

# 1 Introduction

---

## 1.1 Revision History

**Table 1-1 Revision history**

| Version | Date      | Author      | Remark                                                                                                                                                                                           |
|---------|-----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0.3_p1  | 2012/7/13 | YZ Wang     | 1. Original released.<br>2. This Monte Carlo model includes both process and mis-matching characteristics extracted from model cards as below:<br>l110ae_lvt50_v031.mdl<br>l110ae_lvt50_v031.lib |
| 0.4_p1  | 2016/9/16 | Eason Cheng | 1. This Monte Carlo model includes both process and mis-matching characteristics extracted from model cards as below:<br>l110ae_lvt50_v041.mdl<br>l110ae_lvt50_v041.lib                          |

## 1.2 General Information

This document serves as a reference to the design of products that will be manufactured by UMC using the following process.

UMC 0.11 um Logic and Mixed-Mode 1P8M Metal Metal Capacitor Al  
Advanced Enhancement Process

For more information about this process and technology, please see the electrical design rule listed below.

G-02-LOGIC/MIXED\_MODE11-1P8M-MMC/AL/L110AE-EDR

The creation, verification, and usage of the compact model of the following devices are presented in this document.

5 V n-ch MOSFET  
5 V p-ch MOSFET

The following compact model is chosen for the modeling of these devices.

BSIM3V3.2.4

For detailed descriptions of the compact model equations and parameters, please refer to this material.

BSIM3V3 MOSFET Model User Manual

In BSIM3V3.2.4 there are two types of models that can be used. One is a binning model, which means the whole device dimension range is chopped into several "bins" and different model parameter sets are provided for each bin. The other one is a global model, which means one scalable parameter set is provided and it can cover the whole device geometry range. Each of these two approaches has advantages over the other.

UMC provides global models for their many benefits and the model accuracy is guaranteed by a quantitative report of model fitting error against the silicon data, which can be found in the following sections.

## **1.3 Model Usage**

### **1.3.1 Simulators**

The compact model is provided in various formats. It is guaranteed that the simulation results of this model from different simulators show differences less than 0.5% and 1% for DC and AC simulations respectively. It should be noted that the model has been verified on different simulators of the specific versions listed below, and the simulation results from other versions of the simulators might be different

Synopsys HSPICE release 2014.9SP2  
Cadence SPECTRE version 15.1.0.257 64bit  
Mentor Graphics ELDO version 15.4

### **1.3.2 The combination of statistical model & corner model**

The Monte-Carlo model and corner model (5 corners) are combined into a single model library. The user can choose either the Monte-Carlo model or a corner case by selecting different model sections for simulation. The following sections are included:

MC: Monte-Carlo model  
TT: Typical n-ch MOSFET and Typical p-ch MOSFET  
SS: Total corner of Slow n-ch MOSFET and Slow p-ch MOSFET  
SNFP: Total corner of Slow n-ch MOSFET and Fast p-ch MOSFET  
FNFP: Total corner of Fast n-ch MOSFET and Slow p-ch MOSFET  
FF: Total corner of Fast n-ch MOSFET and Fast p-ch MOSFET  
TT\_G: Typical n-ch MOSFET and Typical p-ch MOSFET (the same as TT)  
SS\_G: Global corner of Slow n-ch MOSFET and Slow p-ch MOSFET  
SNFP\_G: Global corner of Slow n-ch MOSFET and Fast p-ch MOSFET  
FNFP\_G: Global corner of Fast n-ch MOSFET and Slow p-ch MOSFET  
FF\_G: Global corner of Fast n-ch MOSFET and Fast p-ch MOSFET

### 1.3.3 Mismatching parameters in corner model

The mismatching parameters are included in the corner models. Therefore, the user can run Monte-Carlo mismatching simulation over a corner model. For example, the user can evaluate the mismatching performance at the SS\_G case.

### 1.3.4 Sigma number for Monte-Carlo model

The user can define standard deviation at sigma level for Monte-Carlo simulation. If a larger sigma number is used, it means the model parameters will have greater variation. Sigma=3 is recommended to be used.

### 1.3.5 Model usage

#### **The definitions of sub-circuit model parameters**

After invoking Monte-Carlo model parameters, the compact transistor models evolve to sub-circuit models. The input parameters for the sub-circuit model are the same as the compact model, except two more input parameters (mis\_flag, & mf) are added for the sub-circuit model.

The following is the parameter list:


- nf: number of gate fingers
- m: number of devices
- mf: the same as "m"
- mis\_flag: the flag parameter is used to turn on/off mismatching parameters for individual devices. 1 is turn-on and 0 is turn-off. Default is 1.
- w: total gate width (gate finger width \* number of gate fingers)
- l: gate finger length
- as: source area per finger
- ad: drain area per finger
- ps: source periphery per finger
- pd: drain periphery per finger
- sa: distance between OD edge to poly from one side
- sb: distance between OD edge to poly from the other side
- sd: poly space for multiple finger device
- sca: integral of the first distribution function for scattered well dopant



- scb: integral of the second distribution function for scattered well dopant
- scc: integral of the third distribution function for scattered well dopant

The following example shows 3 transistors connected in parallel; each transistor has 5 fingers and each finger has width 5u and length 1u. The mismatching parameters are turned on. And the parameter "mf" is a must for mismatching simulation of parallel devices. Please note mf and m have to be equal.


x1 (d g s b) DeviceName w='W1\*NF1' l=1u nf=5 mis\_flag=1 m=3 mf=3



**Figure 1-1 Layout Example of parallel devices.**

Follow the description for the net-list of the LOD effect and these steps to invoke the model file during simulation.

(a) Example for odd finger number



(b) Example for even finger number




Figure 1-2 Layout Example for LOD effect

## For Synopsys HSPICE

- Include library file and select section.

Example 1: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib" MC

Example 2: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib" FF

Example 3: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib" FF\_G

- Define sigma value for MC simulation.

Example: .param sigma=3

- Add the following statement in the input file to the simulator for corner cases

.lib "/ModelFileName.lib" CaseName

, where CaseName could be MC, TT, FF, SS, FNSP, SNFP, FF\_G, SS\_G, FNSP\_G or SNFP\_G.

- Define device condition by 'Xxx' statement.

Example: For Finger Number device (Refer to Figure 1-2)

```
X1 Vdd Vgg Vss Vbb DeviceName W='W1*NF1' L=L1 NF=NF1
+ SA=SA1 SB=SB1 SD=SD1 SCA=SCA1 SCB=SCB1 SCC=SCC1
+ NF_ODD='NF-2*INT(NF/2)' NF_EVEN='1-NF_ODD'
+ A_UNIT='SD*W/NF' P_UNIT='2*(SD+W/NF)'
+ A_SA_EDGE='SA*W/NF' P_SA_EDGE='2*(SA+W/NF)'
+ A_SB_EDGE='SB*W/NF' P_SB_EDGE='2*(SB+W/NF)'
+ AD='NF_ODD*(A_UNIT*((NF+1)/2-1)+A_SB_EDGE) +
NF_EVEN*(A_UNIT*NF/2)'
+ AS='NF_ODD*(A_UNIT*((NF+1)/2-1)+A_SA_EDGE) +
NF_EVEN*(A_UNIT*(NF/2-1)+A_SA_EDGE+A_SB_EDGE)'
+ PD='NF_ODD*(P_UNIT*((NF+1)/2-1)+P_SB_EDGE) +
NF_EVEN*(P_UNIT*NF/2)'
+ PS='NF_ODD*(P_UNIT*((NF+1)/2-1)+P_SA_EDGE) +
NF_EVEN*(P_UNIT*(NF/2-1)+P_SA_EDGE+P_SB_EDGE)'
```

- Define the control of Monte-Carlo simulation.

Indicator:

PROCESS: 1 to turn on the global MC simulation

0 to turn off the global MC process simulation

MISMATCH: 1 to turn on the local MC mismatch simulation

0 to turn off the local MC mismatch simulation

Example 1:

run global & local (total) MC simulation together.

.lib "/ModelFileName.lib" MC

.PARAM PROCESS=1 MISMATCH=1

**Example 2:**

```
run global MC simulation only.  
.lib "/ModelFileName.lib" MC  
.PARAM PROCESS=1 MISMATCH=0
```

**Example 3:**

```
run local MC simulation only.  
.lib "/ModelFileName.lib" MC  
.PARAM PROCESS=0 MISMATCH=1
```

**Example 4:**

```
run local MC simulation on global corners.  
.lib "/ModelFileName.lib" FF_G (or SS_G, FNFP_G, SNFP_G)  
  
.PARAM PROCESS=0 MISMATCH=1
```

- Define the number of Monte Carlo iterations to run MC simulations.  
Example: .DC Vgg 0 5 0.01 Sweep Monte=1000

## **For Cadence SPECTRE**

- Include library file and select section.

Example 1: include "l110ae\_lvt50\_v041\_mc\_corner.lib.scs" section=mc

Example 2: include "l110ae\_lvt50\_v041\_mc\_corner.lib.scs" section=ff

Example 3: include "l110ae\_lvt50\_v041\_mc\_corner.lib.scs" section=ff\_g

- Define sigma value for MC simulation.

Example: parameters sigma=3

- Add the following statement in the input file to the simulator for corner cases.

include "/ModelFileName.lib.scs" section=CaseName

, where CaseName could be mc, tt, ff, ss, fnsp, snfp, ff\_g, ss\_g, fnsp\_g or snfp\_g.

- Define device condition by 'Xxx' statement.

Example: For Finger Number device (Refer to Figure 1-2)

```
X1 (Vdd Vgg Vss Vbb) DeviceName w='W1*NF1' l=L1 nf=NF1  
+ sa=SA1 sb=SB1 sd=SD1 sca=SCA1 scb=SCB1 scc=SCC1  
+ nf_odd=nf-2*int(nf/2) nf_even=1- nf_odd  
+ a_unit=sd*w/nf p_unit=2*(sd+w/nf)  
+ a_sa_edge=sa*w/nf p_sa_edge=2*(sa+w/nf)  
+ a_sb_edge=sb* w/nf p_sb_edge=2*(sb+w/nf)
```

```

+ ad=nf_odd *( a_unit *((nf+1)/2-1)+ a_sb_edge) + nf_even *( a_unit
*nf/2)
+ as=nf_odd *( a_unit *((nf+1)/2-1)+ a_sa_edge) + nf_even *( a_unit
*(nf/2-1)+ a_sa_edge + a_sb_edge)
+ pd=nf_odd *( p_unit *((nf+1)/2-1)+ p_sb_edge) + nf_even *( p_unit
*nf/2)
+ ps=nf_odd *( p_unit *((nf+1)/2-1)+ p_sa_edge) + nf_even *( p_unit
*(nf/2-1)+ p_sa_edge + p_sb_edge)

```

- Define the number of Monte Carlo iterations and control MC simulations.

Example 1: run global & local (total) MC simulation together.

```

mc1 montecarlo numruns=1000 seed=1 variations=all donominal=yes
savefamilyplots=yes {

```

```

    analysisDC1 dc param=Vgg start=0 stop=5 step=0.01}

```

Example 2: run global MC simulation only

```

mc1 montecarlo numruns=1000 seed=1 variations=process donominal=yes
savefamilyplots=yes {

```

```

    analysisDC1 dc param=Vgg start=0 stop=5 step=0.01}

```

Example 3: run local simulation only

```

mc1 montecarlo numruns=1000 seed=1 variations=mismatch donominal=yes
savefamilyplots=yes {

```

```

    analysisDC1 dc param=Vgg start=0 stop=5 step=0.01}

```

Example 4: run local MC simulation on global corners.

```

include "./ModelFileName.lib.scs" section= ff_g ( or ss_g, fnsp_g, snfp_g )
mc1 montecarlo numruns=1000 seed=1 variations=mismatch donominal=yes
savefamilyplots=yes {
    analysisDC1 dc param=Vgg start=0 stop=5 step=0.01}

```

## For Mentor Graphics ELDO

- Include library file and select section.

Example 1: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib.eldo" MC

Example 2: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib.eldo" FF

Example 3: .lib " l110ae\_lvt50\_v041\_mc\_corner.lib.eldo" FF\_G

- Define sigma value for MC simulation.

Example: .param sigma=3

- Add the following statement in the input file to the simulator for corner cases.

```
.lib "./ModelFileName.lib.eldo" CaseName
```

, where CaseName could be MC, TT, FF, SS, FNFP, SNFP, FF\_G, SS\_G, FNFP\_G or SNFP\_G.

-Define device condition by 'Xxx' statement.

Example: For Finger Number device (Refer to Figure 1-2)

```
X1 Vdd Vgg Vss Vbb DeviceName W='W1*Nf1' L=L1 Nf=Nf1
+ SA=SA1 SB=SB1 SD=SD1 SCA=SCA1 SCB=SCB1 SCC=SCC1
+ Nf_ODD='Nf-2*INT(Nf/2)' Nf_EVEN='1-Nf_ODD'
+ A_UNIT='SD*W/Nf' P_UNIT='2*(SD+W/Nf)'
A_SA_EDGE='SA*W/Nf' P_SA_EDGE='2*(SA+W/Nf)'
+ A_SB_EDGE='SB*W/Nf' P_SB_EDGE='2*(SB+W/Nf)'
+ AD='Nf_ODD*(A_UNIT*((Nf+1)/2-1)+A_SB_EDGE) +
Nf_EVEN*(A_UNIT*Nf/2)'
+ AS='Nf_ODD*(A_UNIT*((Nf+1)/2-1)+A_SA_EDGE) +
Nf_EVEN*(A_UNIT*(Nf/2-1)+A_SA_EDGE+A_SB_EDGE)'
+ PD='Nf_ODD*(P_UNIT*((Nf+1)/2-1)+P_SB_EDGE) +
Nf_EVEN*(P_UNIT*Nf/2)'
+ PS='Nf_ODD*(P_UNIT*((Nf+1)/2-1)+P_SA_EDGE) +
Nf_EVEN*(P_UNIT*(Nf/2-1)+P_SA_EDGE+P_SB_EDGE)'
```

- Define the control of Monte-Carlo simulation.

Indicator:

PROCESS: 1 to turn on the global MC simulation  
0 to turn off the global MC process simulation  
MISMATCH: 1 to turn on the local MC simulation  
0 to turn off the local MC simulation

Example 1:

```
run global & local (total) MC simulation together.
.lib "/ModelFileName.lib.eldo" MC
.PARAM PROCESS=1 MISMATCH=1
```

Example 2:

```
run global MC simulation only.
.lib "/ModelFileName.lib.eldo" MC
.PARAM PROCESS=1 MISMATCH=0
```

Example 3:

```
run local MC simulation only.
.lib "/ModelFileName.lib.eldo" MC
.PARAM PROCESS=0 MISMATCH=1
```

Example 4:

```
run local MC simulation on global corners.
.lib "/ModelFileName.lib.eldo" FF_G (or SS_G, FNFP_G,SNFP_G)
```

```
.PARAM PROCESS=0 MISMATCH=1
```

- Define the number of Monte Carlo iterations to run MC simulations.

Example: .DC Vgg 0 5 0.01 Sweep Monte=1000

Benchmark Model: l110ae\_lvt50\_v041  
DeviceName for 5 V n-ch MOSFET: n\_50\_lvtl110ae  
DeviceName for 5 V p-ch MOSFET: p\_50\_lvtl110ae

As stated above that one global model is provided and this model is valid within the following geometry, voltage, and temperature ranges. Device behavior beyond these ranges may not be well described by the model and is not guaranteed.

**Geometry range (After 90% shrinkage):**

For both 5 V n-ch and p-ch MOSFET:

$$0.488 \text{ um} \leq L_{DES} \leq 10 \text{ um}$$

$$0.35 \text{ um} \leq W_{DES} \leq 10 \text{ um}$$

$$0.324 \text{ um} \leq SA, SB$$

Note: It is recommended to adopt multi-finger structures if  $W_{DES} > 10 \text{ um}$ .

Adopt multi-finger structures if  $W_{DES} > 10 \text{ um}$ .

$$0.324 \text{ um} \leq SA, SB \leq 5 \text{ um}$$

Note:  $SAREF = SBREF = 3.6 \text{ um}$  is the reference dimension of the STI-stress (LOD) effect.

**Voltage range:**

For 5 V n-ch MOSFET:

$$0V \leq V_{GS} \leq 5V (*1.1)$$

$$0V \leq V_{DS} \leq 5V (*1.1)$$

$$-3V \leq V_{BS} \leq 0V$$

For 5 V p-ch MOSFET:

$$0V \geq V_{GS} \geq -5V (*1.1)$$

$$0V \geq V_{DS} \geq -5V (*1.1)$$

$$3V \geq V_{BS} \geq 0V$$

**Temperature range:**

$$-40 \text{ C} \sim 125 \text{ C}$$

| Feature\ GDSII                     | Drawing in shrinkable L130AE GDS database (unit : um) | L110AE GDSII =0.9*(L130AE GDS) Dimension (unit : um) | L110AE SPICE Dimension (unit : um)                                                      |
|------------------------------------|-------------------------------------------------------|------------------------------------------------------|-----------------------------------------------------------------------------------------|
| Core (W/L)                         | 10/0.12                                               | 9/0.108                                              | HS(L + 8 nm): 9/0.116<br>LL/SP(L +12 nm): 9/0.12                                        |
| 2.5V I/O (W/L)                     | 10/0.24                                               | 9/0.216                                              | (L +12 nm): 9/0.228                                                                     |
| 3.3V I/O (W/L)                     | 10/0.34                                               | 9/0.306                                              | (L +12 nm): 9/0.318                                                                     |
| 5V I/O (W/L)                       | 10/0.542                                              | 9/0.488                                              | (L +12 nm): 9/0.5                                                                       |
| HG 3.3V I/O (W/L)                  | HG IO-PMOS : 10/0.32<br>HG IO-NMOS : 10/0.34          | HG IO-PMOS : 9/0.228<br>HG IO-NMOS : 9/0.306         | HG IO-PMOS (L +12 nm): 9/0.3<br>HG IO-NMOS (L +12 nm): 9/0.318                          |
| Salicide and Non-salicide resistor | (Width/Length)                                        | 0.9*(Width/Length)                                   | 0.9*(Width/Length)                                                                      |
| Mixed-Mode Device                  | (Width/Length)                                        | 0.9*(Width/Length)                                   | 0.9*(Width/Length)                                                                      |
| RF Device                          | (Width/Length)                                        | 0.9*(Width/Length)                                   | 0.9*(Width/Length)                                                                      |
| Contact size                       | 0.16*0.16                                             | 0.144*0.144                                          | 0.144*0.144                                                                             |
| Via size(1X;2X)                    | 0.2*0.2; 0.4*0.4                                      | 0.18*0.18; 0.36*0.36                                 | MVA1(W -0.02um) : 0.16*0.2<br>Other 1X MVA : 0.18*0.18<br>2X MVA (W -0.04um): 0.28*0.44 |
| Metal size                         | Width/Space                                           | 0.9*(Width/Space)                                    | 0.9*(Width/Space)                                                                       |
| Slotting inserting                 | Metal line width>5.556um                              | Metal line width>5um                                 |                                                                                         |

**Note:**

1. Because process bias make drawn and physical dimension are different, please refer to interconnect capacitance model (G-04 document in individual DSM) for precise interconnection-capacitance extraction.
2. Please refer to SPICE model (G-05 document in individual DSM) for precise device characteristics.



---

## 2 Monte Carlo DC Simulation Results for Process Variation

---

One thousand Monte Carlo iterations are performed in the following simulation conditions, and the following corner points show TT, SS, FF, SNFP and FNFP values individually.

A reasonable number of Monte Carlo iterations is 30. The statistical significance of 30 iterations is quite high. If the circuit operates correctly for all 30 iterations, there is 99% probability that over 80% of all possible component values operate correctly. The relative error of a quantity determined through Monte Carlo analysis is proportional to (iteration times)<sup>(-1/2)</sup>.

### 2.1 Threshold voltage in linear region $V_{TLIN}$

The following figures show the Monte Carlo simulation results of linear threshold voltage extracted at  $I_D = 300nA * WDES * 0.9 / (LDES * 0.9 + 12nm)$  for NMOS and  $I_D = -70nA * WDES * 0.9 / (LDES * 0.9 + 12nm)$  for PMOS at 25 C.




Figure 2-1 Monte Carlo plots of threshold voltage at low drain bias

## 2.2 Threshold voltage in saturation region $V_{TSAT}$

The following figures show the Monte Carlo simulation results of saturation threshold voltage extracted at  $I_D = 300\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$  for NMOS and  $I_D = -70\text{nA} * W_{DES} * 0.9 / (L_{DES} * 0.9 + 12\text{nm})$  for PMOS at 25C.




Figure 2-2 Monte Carlo plots of threshold voltage at high drain bias

## 2.3 Linear Current $I_{DLIN}$

The following figures show the Monte Carlo simulation results of linear current at 25C.




Figure 2-3 Monte Carlo plots of linear current

## 2.4 Saturation Current $I_{DSAT}$

The following figures show the Monte Carlo simulation result of saturation current at 25C




Figure 2-4 Monte Carlo plots of saturation current

## 2.5 Transfer Conductance $G_M$

The following figures show the Monte Carlo simulation results of transfer conductance at 25C.




Figure 2-5 Monte Carlo plots of transfer conductance

## 2.6 Output Conductance $G_{DS}$

The following figures show the Monte Carlo simulation results of output conductance at 25C.




Figure 2-6 Monte Carlo plots of output conductance




## 3 Monte Carlo Dynamic Simulation Results for Process Variation


### 3.1 Ring Oscillator Circuit

To assess the dynamic performance of these devices, a ring oscillator circuit with the following configuration is adopted

#### R.O. (Inverter) circuit description



Ring Oscillator circuit




single stage R.O. circuit

Figure 3-1 Ring oscillator netlist diagram

**Table 3-1 Ring oscillator (inverter) structure description**

| R.O. (Inverter) Structure description |                     |          |
|---------------------------------------|---------------------|----------|
| Contact size                          | 0.144 um X 0.144 um |          |
| Polysilicon gate to contact spacing   | 0.14 um             |          |
| Contact to diffusion edge spacing     | 0.06 um             |          |
| Without RC loading                    | R = 0 ohm           | C = 0 fF |
| Inverter                              |                     |          |
| Logic gate type                       | Inverter            |          |
| Channel width for n-ch MOSFET         | 2.5 um X 2          |          |
| Channel length for n-ch MOSFET        | 0.5 um              |          |
| Channel width for p-ch MOSFET         | 3.75 um X 1         |          |
| Channel Length for p-ch MOSFET        | 0.5 um              |          |



**Figure 3-2 Corner plot of ring oscillator**

## 4 Monte Carlo Simulation Results for Mismatch

### 4.1 Threshold voltage in linear region $V_{TLIN}$

The following figures show the Monte Carlo mis-matching simulation results of linear threshold voltage extracted at  $I_D = 300\text{nA} \cdot W_{DES} \cdot 0.9 / (L_{DES} \cdot 0.9 + 12\text{nm})$  for NMOS and  $I_D = -70\text{nA} \cdot W_{DES} \cdot 0.9 / (L_{DES} \cdot 0.9 + 12\text{nm})$  for PMOS at 25C.





Figure 4-1  $V_{TLIN}$  mis-matching simulation of 5 V n-ch MOSFET



**Figure 4-2  $V_{TLIN}$  mis-matching simulation of 5 V p-ch MOSFET**

## 4.2 Saturation Current $I_{DSAT}$

The following figures show the Monte Carlo mis-matching simulation results of saturation current at 25C.





Figure 4-3  $I_{DSAT}$  mis-matching simulation of 5 V n-ch MOSFET



**Figure 4-4  $I_{\text{DSAT}}$  mis-matching simulation of 5 V p-ch MOSFET**

## 5 Appendix

---

---

### 5.1 HSPICE Warning Messages

**Table 5-1 HSPICE warning message**

| NO. | Warning Message | Explanation |
|-----|-----------------|-------------|
| 1.  | -               | -           |

### 5.2 ELDO Warning Message

**Table 5-2 Eldo warning message**

| NO. | Warning Message | Explanation |
|-----|-----------------|-------------|
| 1.  | -               | -           |

### 5.3 SPECTRE Warning Message

**Table 5-3 Spectre warning message**

| NO. | Warning Message     | Explanation                                                                                                                                                |
|-----|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1.  | 'Eta0' is negative. | A negative parameter ETA0 for NMOS is needed to get best fitting for threshold voltage in saturation region. But it will cause a harmless warning message. |