

UMC 110nm Logic and Mixed-Mode AI Advanced Enhancement 3.3V PCAP SPICE Model Document

**Version 0.1 Phase 2
2010/11/01**

Table of Contents

1	INTRODUCTION	5
1.1	Revision History	5
1.2	General Information	6
1.3	Model Usage.....	6
2	CAPACITANCE MODEL.....	9
2.1	Silicon Wafer for Modeling.....	9
2.1.1	Test devices	10
2.1.2	Measurement conditions.....	11
2.2	Electrical Parameters	12
2.2.1	Cg vs. Vg plots	13
3	APPENDIX.....	16
3.1	HSPICE Warning Message	16
3.2	SPECTRE Warning Message	16
3.3	ELDO Warning Message	16

List of Figures

Figure 1-1 PCAP layout	8
Figure 2-1 Cg vs. Vg at 25 °C	15

List of Tables

Table 1-1 Revision history 5

Table 2-1 Test wafer information for PCAP 9

Table 2-2 Geometry of PCAP devices measured for parameters extraction..... 10

Table 2-3 Test conditions for Cg curves of PCAP 11

Table 2-4 Electrical Parameters..... 12

1 Introduction

1.1 Revision History

Table 1-1 Revision history

Version	Date	Author	Remark
0.1_p1	2010/08/27	Po Shun Chang	1. Original release 2. New DSM version definition from 2009/11/30.
0.1_p2	2010/11/01	Po Shun Chang	1. Modified the default nf value. 2. Removed the description m in model cards.

1.2 General Information

This document serves as a reference to the design of products that will be manufactured by UMC using the following process.

0.11 um Logic and Mixed-Mode 1P8M Metal Metal Capacitor AI Advanced Enhancement Process

For more information about this process and technology, please see the electrical design rule listed below.

G-02-LOGIC/MIXED_MODE11-1P8M-MMC/AL/L110AE-EDR

1.3 Model Usage

The compact model is provided in various formats. It is guaranteed that the simulation results of this model from different simulators show differences less than 0.5% and 1% for DC and AC simulations respectively. It should be noted that the model has been verified on different simulators of the specific versions listed below and the simulation results from other versions of the simulators might be different.

Synopsys HSPICE release 2007.9
Cadence SPECTRE version 6.2.1.299
Mentor Graphics ELDO version v6.10_1.1

To cope with the impact of process variations on circuit performance, worst-case models are provided along with the typical case and they are listed below.

TYP: Typical PCAP case
MAX: Maximum PCAP case
MIN: Minimum PCAP case

Follow these steps to invoke the model file during simulation.

For Synopsys HSPICE

- Copy ModelFileName.mdl and ModelFileName.lib into your simulation directory.
- Add the following statement in the input file to the simulator.
.lib "/ModelFileName.lib" CaseName
, where CaseName could be TYP, MAX, or MIN.
- Define device condition by 'Xxx' statement.

Example:

X1 VGG GND DeviceName LF=2E-6 WF=5E-6 NF=4

For Cadence Spectre

- Copy ModelFileName.mdl.scs and ModelFileName.lib.scs into your simulation

directory.

- Add the following statement in the input file to the simulator.
include "./ModelFileName.lib.scs" section=CaseName
, where CaseName could be TYP, MAX, or MIN.
- Define device condition by 'Xxx' statement.

Example:

X1 (VGG GND) DeviceName LF=2E-6 WF=5E-6 NF=4

For Mentor Graphics Eldo

- Copy ModelFileName.mdl.eldo and ModelFileName.lib.eldo into your simulation directory.
- Add the following statement in the input file to the simulator.
.lib "./ModelFileName.lib.eldo" CaseName
, where CaseName could be TYP, MAX, or MIN.
- Define device condition by 'Xxx' statement.

Example:

X1 VGG GND DeviceName LF=2E-6 WF=5E-6 NF=4

ModelFileName: L110AE_PCAP33_V011

DeviceName: pcap_33

Geometry description (Before shrink):

$0.35\ \mu\text{m} \leq \text{LF} \leq 2\ \mu\text{m}$

$2.5\ \mu\text{m} \leq \text{WF} \leq 10\ \mu\text{m}$

$2 \leq \text{NF} \leq 8$

Voltage Range:

$-3.3\text{V} \leq \text{VGS} \leq 3.3\text{V}$

Layout example:

The following figure is the layout example of the PCAP. LF and WF are the single poly finger length and width, respectively, and Nf is the total finger number.




Figure 1-1 PCAP layout

2 Capacitance Model

2.1 Silicon Wafer for Modeling

The information of the hardware used for characterization and model parameter extraction is summarized in the table below.

Table 2-1 Test wafer information for PCAP

	Wafer for PCAPs measurements data
Mask ID	BSW0FA
Lot ID	D4YAA
Wafer Number	#1

2.1.1 Test devices

The following geometries were available for parameters extraction.

Table 2-2 Geometry of PCAP devices measured for parameters extraction.

W/Lf	2	1	0.75	0.5	0.35	0.25
10				X		
5	X	X	X	X	X	X
2.5				X		

2.1.2 Measurement conditions

The capacitance was measured under the conditions summarized in the table below.

Table 2-3 Test conditions for C_g curves of PCAP

V _{DD} = 3.3V	C _G vs. V _G
V _G	From -3.3 to 3.3 V in 0.1 V step
V _B	0V
Frequency [Hz]	500M Hz
Temp [°C]	25

2.2 Electrical Parameters




The following table shows the measured and simulated Cmax (fF/um²), where Cmax is the capacitance at VG=-3.3V, VB=0 V, T=25°C.

Table 2-4 Electrical Parameters


WF (um)	LF (um)	NF	Measured Cmax* (fF)	Model Cmax* (fF)
4.5	0.327	4	32.3	32.07
4.5	0.462	4	43.6	42.85
4.5	0.687	4	61.6	61.3
4.5	0.912	4	80.0	79.87
4.5	1.812	2	76.6	75.91
2.25	0.462	4	22.1	21.77
9	0.462	4	31.7	33.63
4.5	0.462	2	21.8	21.42
4.5	0.462	8	86.4	85.7

2.2.1 Cg vs. Vg plots


The following figures show the measured and simulated Cg (pF) vs. Vg (V). The measurement data is dots and simulation is line, respectively.




Cg v.s. Vg (W=4.5 ,L=0.912 ,NF=4)



Cg v.s. Vg (W=4.5 ,L=1.812 ,NF=2)



Cg v.s. Vg (W=2.25 ,L=0.462 ,NF=4)








Figure 2-1 Cg vs. Vg at 25 °C

3 Appendix

3.1 HSICE Warning Message

Item	Warning Message	Explanation
1.	None.	None.

3.2 SPECTRE Warning Message

Item	Warning Message	Explanation
1.	None.	None.

3.3 ELDO Warning Message

Item	Warning Message	Explanation
1.	None.	None.