

YADAN v1.0.1


CONTENTS

Schematic Name	Sheet
01. Reversion History	1
02. POWER_JTAG_WIFI	2
03. FPGA	3
	4
	5
	6
	7


REVISION HISTORY

Date	Author	Version	Comments
2019.11.19	VeriMake	0.1	Initial Release
2019.11.29	VeriMake	1.0	
2021.12.28	VeriMake	1.0.1	


Power




R1,R5,R9=150K
R4=150K;Vout=1.2V
R4=300K;Vout=1.8V
R4=680K;Vout=3.3V




USB JTAG



DVP Interface



USB-C



Title										POWER_JTAG_WIFI										YADAN v1.0.1									
Size		Document Number																		Rev									
A3		<Doc>																		1.0									
Date:		Tuesday, December 28, 2021										Sheet		2		of		3											

