Simulation Exercise 7 Digital Stopwatch Input Debouncing & Synchronization Counters ELEE 2640

Вепуатаіп Үлсоов

March 30, 2024

Date Performed: March 19, 2024 Partners: Ara Oladipo Andre Price

Instructor: Professor Paulik



Contents

1	Objectives	3
2	Problem Statement	3
3	Materials	3
4	Multidigit Displays 4.1 Task #1 4.2 Task #2 4.3 Results and Analysis Discussion	3 5 6
5	Digital Stopwatch5.1 Debouncer5.2 Stopwatch5.3 Results and Analysis Discussion	7 7 8 10
6	Results and Conclusion	11
7	Group Contributions	11

1 Objectives

First Objective

Explore the development of counters, frequency dividers, and input debouncers.

Second Objective

Implement clock dividers, debouncing, and single pulse circuits in SystemVerilog.

Third

Simulate a four-digit stopwatch circuit with Vivado.

2 Problem Statement

For this simulation exercise, you will have an opportunity to test your familiarity with SystemVerilog by converting and implementing a tutorial from the web and then using the resulting code to develop a four-digit stopwatch system. Along the way, you will explore input synchronization and debouncing, and counter implementation.

3 Materials

Xilinx integrated synthesis environment (ISE)

4 Multidigit Displays

4.1 Task #1

Using the code from the provided tutorial, we were able to create the seven segment display controller. See below.

```
| Second Company | Second Company | Second Counter | Seco
```

Figure 1: Seven Segment Display Controller Code Implementation

Figure 2: Constraints File




Figure 3: Seven Segment Display Controller Elaborated Design Schematic




Figure 4: Seven Segment Display Controller Synthesis Design Schematic

4.2 Task #2



Figure 5: Seven Segment Display Controller Testbench Code



Figure 6: Seven Segment Display Controller Testbench TCL Console




Figure 7: Seven Segment Display Controller Testbench Waveform

4.3 Results and Analysis Discussion

The purpose of this section was to learn about the development of counters, frequency dividers, input debouncers, and implement clock dividers within SystemVerilog, utilizing Vivado and testbenches.

This section had its abundant share of complexity, made obvious as the group made efforts to finish Simulation Exercise #7. The main positive, and the only real positive, displayed in this section was the background information. The tutorial supplemented to the group helped provide a simple foundation: the essence of what we were attempting required a similar function to a carry adder, seeing the values propagate in conjunction with the seven segment display. The problems with the tutorial, however, were understanding the usage of *LED_BCE* and the circuitry implementation. So, although the tutorial was useful in introducing the topic, it was not a practical tool or resource that could be utilized. In order to circumvent some-

what harrowing circumstances, the group met with the teacher assistants (TAs) to obtain guidance and receive clarity on the issues we were having. Through this, we were able to separate and modularize the circuit, allowing us to easier understand the output, and see the changes from the refresh counter and anode bit representations being reflected on the resulting segment outputs. After understanding this, we were able to see how all the internal mechanisms were functioning together. To validate this and also follow extreme programming (XP) practices, we used a testbench to see the output of components. We see that our outputs respond to the positive edge of the 100 *Mhz* clock and reset signals accordingly. Lastly, we increased the simulation time so that we could see the prolonged simulation of the circuit. This allowed us to better verify the functioning of our circuits, and when combined with the testbench TCL console outputs, we were able to conclude that we had a fully functional circuit.

5 Digital Stopwatch

5.1 Debouncer

```
constraints stopwatchadc × debources × stopwatchasv × to stopwatch
```

Figure 8: Debouncer Code Implementation




Figure 9: Debouncer Elaborated Design Schematic




Figure 10: Debouncer Synthesis Design Schematic

5.2 Stopwatch

Figure 11: Constraints File

Figure 12: Stopwatch Code Implementation




Figure 13: Stopwatch Elaborated Design Schematic




Figure 14: Stopwatch Synthesis Design Schematic

```
constraints stopwatch.cd × debounce.cv × stopwatch.cv × butopwatch.cv × constraints stopwatch.cv × debounce.cv × stopwatch.cv × butopwatch.cv × constraints stopwatch.cv × constraints
```

Figure 15: Stopwatch Testbench Code




Figure 16: Stopwatch Testbench Waveform

```
× Messages Log
Q 🛨 🖨 II 🖫 🎟 🗰
  Time: 0, Start: 1, Reset: 0, Ones Digit:
  Time: 10000, Start: 0, Reset: 1, Ones Digit:
Time: 20000, Start: 1, Reset: 0, Ones Digit:
                                                              0, Tens Digit:
0, Tens Digit:
                                                                                   0, Hundreds Digit:
0, Hundreds Digit:
                                                                                                                  Thousands Digit:
Thousands Digit:
                                                                                                                                          0, Anode Bits: 0111, Segment: 0000001
0, Anode Bits: 0111, Segment: 0000001
  Time: 50000, Start: 1,
                                Reset: 0, Ones Digit:
                                                              1, Tens Digit:
                                                                                       Hundreds Digit:
                                                                                                                  Thousands Digit:
                                                                                                                                             Anode Bits: 1011, Segment: 0000001
  Time: 90000, Start: 1,
                                Reset: 0, Ones Digit:
                                                                   Tens Digit:
                                                                                        Hundreds Digit:
                                                                                                                  Thousands Digit:
                                                                                                                                             Anode Bits: 1101, Segment: 0000001
   Time: 130000. Start
                                                                                                                                               Anode Bits:
                                                                                                                                                                                   1001111
  Time: 170000, Start:
Time: 210000, Start:
                                                                                                                   Thousands Digit:
Thousands Digit:
                                                                                                                                               Anode Bits: 0111, Segment:
Anode Bits: 1011, Segment:
                                                                    Tens Digit:
                                                                                         Hundreds Digit:
                                           0, Ones Digit:
  Time: 250000, Start: 1, Reset:
                                           0, Ones Digit:
                                                                    Tens Digit:
                                                                                        Hundreds Digit:
                                                                                                                   Thousands Digit:
                                                                                                                                               Anode Bits: 1101, Segment: 0000001
                                                                                                                                               Anode Bits: 1110, Segment:
Anode Bits: 0111, Segment:
Anode Bits: 1011, Segment:
Anode Bits: 1011, Segment:
   Time: 290000. Start: 1.
                                           0, Ones Digit:
                                                                    Tens Digit:
                                                                                         Hundreds Digit:
                                                                                                                   Thousands Digit:
  Time: 330000, Start:
Time: 370000, Start:
                                               Ones Digit:
Ones Digit:
                                                                                        Hundreds Digit:
Hundreds Digit:
                                                                                                                   Thousands Digit:
Thousands Digit:
                                                                    Tens Digit:
  Time: 410000, Start: 1,
                                 Reset:
                                               Ones Digit:
                                                                    Tens Digit:
                                                                                         Hundreds Digit:
                                                                                                                   Thousands Digit:
                                                                                                                                               Anode Bits: 1101, Segment:
                                                                                                                                                                                   1001111
  Time: 450000. Start: 1.
                                  Reset:
                                           0. Ones Digit:
                                                                    Tens Digit:
                                                                                         Hundreds Digit:
                                                                                                                   Thousands Digit:
                                                                                                                                               Anode Bits: 1110. Segment:
                                                                                                                                                                                   1001111
         490000, Start:
520000, Start:
                                                                    Tens Digit:
Tens Digit:
                                                                                                                   Thousands Digit:
Thousands Digit:
                                                                                                                                               Anode Bits: 0111, Segment:
Anode Bits: 0111, Segment:
                                                                                        Hundreds Digit:
                                           1, Ones Digit:
                                                                0, Tens Digit:
0, Tens Digit:
  Time: 620000, Start: 1, Reset: 0, Ones Digit:
                                                                                     0, Hundreds Digit:
                                                                                                                   Thousands Digit:
                                                                                                                                               Anode Bits: 0111, Segment: 0000001
```

Figure 17: Stopwatch Testbench TCL Console

5.3 Results and Analysis Discussion

This section encompassed simulating a 4-digit stopwatch circuit in SystemVerilog with Vivado. This entailed creating a testbench to exercise the circuits we created and verify that it was correct.

Similar to the statements and conclusions reached in the first section, this section also laid out its share of difficulties and complexities. When coding, we had to first consider implementing the synchronization and debouncer and test that module before moving on to the stopwatch. Once we got that to work, we worked on the stopwatch module that integrated the components said above, and implemented buttons that serve to start, stop, or reset the stopwatch timer. Eventually, to get this to work, we exhausted its functionality with a testbench, but the process for creating the testbench module was not clear. We had to go through all forms of trial and error to figure out how you can simulate a testbench for a stopwatch, especially considering the timer buttons. The general notion of the buttons was also not clear, because the team did not know how buttons can be used in simulation exercises in the same way we might understand them when looking at the software side of

it (implementing a button UI display for it and the functionality for it works as it should) as this is exercise approaches the design of the stopwatch from a hardware perspective.

Question: Explain how a 10 Hz clock will allow us to measure 0.100 seconds.

Answer: A 10 Hz clock has a period of 0.100 seconds, which means that one complete cycle of the clock signal takes 0.100 seconds. Since the period is the amount of time required for one full cycle, a 10 Hz clock will allow us to measure intervals of 0.100 seconds by counting the number of clock cycles. Each cycle represents 0.100 seconds, so by counting the cycles, we can accurately measure time in multiples of 0.100 seconds.

6 Results and Conclusion

This section discusses the results of the Vivado simulation exercise. The discussion provides in-depth explanations of the results and any discrepancies between the results and theoretical expectations. It also explores potential sources of error and discusses the accuracy of the tests, the debugging process, and what was learned from these experiences.

Simulation Exercise #7 has succeeded in requiring the group to put in strenuous work just to complete the code. With the tutorial not being a stable resource in completing the simulation exercise. There were debates and discussions about the content and the formatting of the respective content in this document because of the complexity of the material provided within this project. Although we were able to finish the exercise, it was very difficult to get a working code and implementation that met the expectations of the report. On the contrary, the exercise did not particularly triumph in its purpose of finding its identity as a resource for study material. To put it simply, the simulation exercise was too complex.

Through hard work and perseverance, the group was able to code the requirement elements needed and type a well-written report. However, the rigor displayed in this simulation exercise left much to be desired. We hope that for future reference, more readable tutorials are provided to ensure a final project that is of high quality to all parties involved, whether that be the professor who reads the reports, the teacher assistants who give input, or group members who do the work to the best of their ability.

7 Group Contributions

The work for this simulation assignment was divided among three individuals: Benyamain Yacoob, Andre Price Jr, and Ara Oladipo. Ara and Benyamain collaborated using Vivado software and writing in SystemVerilog. It should be noted, however, that this was a group effort and all members were present to answer any questions

related to the circuits. Andre led the effort in organizing the document, formatting it correctly, and writing the analysis for this report.