

Digital Logic Gate Simulation  
Assignment 1  
ELEE 2640

Benyamain YACOOB

January 16, 2024

Date Performed: January 13, 2024  
Instructor: Professor PAULIK



# 1 Objective

## First Objective

Become familiar with Logic gates.

## Second Objective

Be able to simulate Combinational Logic Functions using Multisim.

# 2 Standard Logic Gates Used

2-INPUT AND	74LS08D
2-INPUT OR	74LS32D
2-INPUT NOT	74LS04D
2-INPUT NAND	74LS00D
2-INPUT NOR	74LS02D

# 3 Requirements

## One-Chip Logic Circuits




Figure 1: Circuit 0



Circuit 1


Figure 2: Circuit 1



Circuit 2

Figure 3: Circuit 2

### Two-Chip Logic Circuits



Circuit 3

Figure 4: Circuit 3

### Three-Chip Logic Circuits




Figure 5: Circuit 4




Figure 6: Circuit 5

### Additional Circuits




Figure 7: Circuit 6




Figure 8: Circuit 7




Figure 9: Circuit 8

## 4 Experiment

### One-Chip Logic Circuits




Figure 10: Circuit 0




Figure 11: Circuit 1




Figure 12: Circuit 2

## Two-Chip Logic Circuits






Figure 13: Circuit 3

### Three-Chip Logic Circuits




Figure 14: Circuit 4




Figure 15: Circuit 5

### Additional Circuits




Figure 16: Circuit 6




Figure 17: Circuit 7




Figure 18: Circuit 8

## 5 Results and Conclusions

This section discusses the results of the digital logic gate simulation experiments. The discussion provides in-depth explanations of the results and reconciling any discrepancies between the results and theoretical expectations. It also explores potential sources of error and discusses the accuracy of the tests, the debugging process, and what was learned from these experiences.

Started with the first logic circuit, found through Multisim's component database, some interactive input/output, and an indicator. Respective to each one that was mentioned before, an "Interactive Digital Constant" and "Red Probe" were used. The input keys on the interactor were remapped to be different from each other to indicate independence. For each input, a corresponding text label was created and their label names remained consistent with the assignment's labels. The output was also given a text label as well. Lastly, navigated through Multisim to find a property to globally enable package pin names to visually show them and added a title block to name the logic circuit. Next, searched for the name of the chip that the assignment instructed and connected the components altogether. To be efficient, the first logic circuit was copied and pasted multiple times, and each gate

was substituted with the one provided in the assignment. After watching some tutorials, a “Logic Converter” was used to see consistencies between the red probe lighting up and the computed truth table(s). Each input was mapped to the first eight connectors and the output to the last connector.

Errors like mislabeling of the individual circuits were addressed by using the Multisim toolkit that allows the user to go into advanced RefDes configurations and renumber each component appropriately. The source of the problem was caused by copying circuits multiple times through the keyboard shortcut the software provides. Utilizing the “Logic Converter” feature was also not functioning the way it was intended to. It turned out to be a fault of the user, with their attempts to connect the converter to the circuit when interactive input(s) and indicators were still connected themselves. The problem was solved after removing said components and the input and output gates were mapped correctly on the converter device. The key lessons learned were new users are almost always going to run into errors, but it is their responsibility to either find external documentation or experiment with Multisim in hopes of solving their issue(s).

### One-Chip Logic Circuits




Figure 19: Circuit 0

Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0	0							0
001	0	1							1
002	1	0							1
003	1	1							1

Conversions

☒  $\Rightarrow$   $\rightarrow$   $\overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $\overline{1} \overline{0} \overline{1} \overline{1} \rightarrow A \overline{B}$   
☐  $\overline{1} \overline{0} \overline{1} \overline{1} \rightarrow \overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $A \overline{B} \rightarrow \overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $A \overline{B} \rightarrow \Rightarrow$   
☐  $A \overline{B} \rightarrow \text{NAND}$

Figure 20: Truth Table for Circuit 0

$$A'B + AB' + AB = 0 \quad (1)$$

$$A + B = 0 \quad (2)$$

Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0	0							1
001	0	1							0
002	1	0							0
003	1	1							0

Conversions

☒  $\Rightarrow$   $\rightarrow$   $\overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $\overline{1} \overline{0} \overline{1} \overline{1} \rightarrow A \overline{B}$   
☐  $\overline{1} \overline{0} \overline{1} \overline{1} \rightarrow \overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $A \overline{B} \rightarrow \overline{1} \overline{0} \overline{1} \overline{1}$   
☐  $A \overline{B} \rightarrow \Rightarrow$   
☐  $A \overline{B} \rightarrow \text{NAND}$

Figure 21: Truth Table for Circuit 0

$$A'B' = 0 \quad (3)$$



Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0	0							1
001	0	1							1
002	1	0							1
003	1	1							0

Conversions

$\leftrightarrow \rightarrow \overline{1011}$

$\overline{1011} \rightarrow A\overline{B}$

$\overline{1011} \rightarrow \overline{A}B$

$A\overline{B} \rightarrow \overline{1011}$

$A\overline{B} \rightarrow \leftrightarrow$

$A\overline{B} \rightarrow \text{NAND}$

Figure 22: Truth Table for Circuit 0

$$A'B' + A'B + AB' = 0 \quad (4)$$

$$A' + B' = 0 \quad (5)$$

Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0								1
001	1								0

Conversions

$\leftrightarrow \rightarrow \overline{1011}$

$\overline{1011} \rightarrow A\overline{B}$

$\overline{1011} \rightarrow \overline{A}B$

$A\overline{B} \rightarrow \overline{1011}$

$A\overline{B} \rightarrow \leftrightarrow$

$A\overline{B} \rightarrow \text{NAND}$

Figure 23: Truth Table for Circuit 0

$$A' = 0 \quad (6)$$

Logic converter-XLC1									
	A	B	C	D	E	F	G	H	Out
000	0	0							0
001	0	1							0
002	1	0							0
003	1	1							1

Figure 24: Truth Table for Circuit 0

$$AB = O \tag{7}$$




Figure 25: Circuit 1



	A	B	C	D	E	F	G	H	Out
000	0	0	0						0
001	0	0	1						0
002	0	1	0						0
003	0	1	1						0
004	1	0	0						0
005	1	0	1						0
006	1	1	0						0
007	1	1	1						1

Figure 28: Truth Table for Circuit 2

$$ABC = O \quad (10)$$

The functionality of the logic circuits<sup>[19, 25, 27]</sup> were designed to outline the basic gates used for one-chip logic circuits. The simulations confirmed that the indicator received “HIGH” voltage when the probe was lit red. Discrepancies between expected<sup>[1, 2, 3]</sup> and actual<sup>[10, 11, 12]</sup> results were addressed by referring to the assignment from time to time to validate the circuit was being produced correctly to account for variations from theoretical expectations. In this case, the design process was easy, but there was a minor discrepancy. It was determining the purpose of a partial arrow drawing<sup>[2]</sup> that was part of the design. Because there was an inconsistency in that circuit design, which was not found in the others, it was conclusively ignored. Assessing the accuracy of the circuits involved waiting for the probe to be lit red as simulations were running, and computing truth tables<sup>[20, 21, 22, 23, 24, 26, 28]</sup> to further validate the logic circuit experiments. The derived logic function(s) were also reported.<sup>[2, 3, 5, 6, 7, 9, 10]</sup>

### Two-Chip Logic Circuits




Figure 29: Circuit 3

Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0	0							0
001	0	1							1
002	1	0							1
003	1	1							1

Conversions

- $\neg A \rightarrow \neg A$
- $\neg A \rightarrow A$
- $\neg A \rightarrow \neg A$
- $A \rightarrow \neg A$
- $A \rightarrow \neg A$
- $A \rightarrow \neg A$

Figure 30: Truth Table for Circuit 3

$$A'B + AB' + AB = Z \quad (11)$$

$$A + B = Z \quad (12)$$

The functionality of the logic circuit<sup>[29]</sup> is designed to outline the basic gates used for two-chip logic circuits. The simulation confirmed that the indicator received “HIGH” voltage when the probe was lit red. Discrepancies between expected<sup>[4]</sup> and actual<sup>[13]</sup> results were addressed by referring to the assignment from time to time to validate the circuit was being produced correctly to account for variations from theoretical expectations. In this instance, the design process was relatively easy, so no discrepancies were found. Assessing the accuracy of the circuit involved waiting for the probe to be lit red as the simulation was running, and computing a truth table<sup>[30]</sup> to further validate the logic circuit experiment. The derived logic function(s) were also reported.<sup>[12]</sup>

### Three-Chip Logic Circuits




Figure 31: Circuit 4



Logic converter-XLC1

	A	B	C	D	E	F	G	H	Out
000	0	0							1
001	0	1							0
002	1	0							0
003	1	1							1

Conversions

$\neg A \rightarrow \neg A$

$\neg A \neg B \rightarrow A \neg B$

$\neg A \neg B \rightarrow A \neg B$

$A \neg B \rightarrow \neg A \neg B$

$A \neg B \rightarrow \neg A \neg B$

$A \neg B \rightarrow \neg A \neg B$

$A \neg B \rightarrow \neg A \neg B$

Figure 34: Truth Table for Circuit 5

$$A'B' + AB = M \quad (14)$$

The functionality of the logic circuits<sup>[31, 33]</sup> were designed to outline the basic gates used for three-chip logic circuits. The simulations confirmed that the indicator received “HIGH” voltage when the probe was lit red. Discrepancies between expected<sup>[5, 6]</sup> and actual<sup>[14, 15]</sup> results were addressed by referring to the assignment from time to time to validate the circuit was being produced correctly to account for variations from theoretical expectations. In these instances, the design process was manageable, so no discrepancies were found. Assessing the accuracy of the circuits involved waiting for the probe to be lit red as simulations were running, and computing truth tables<sup>[32, 34]</sup> to further validate the logic circuit experiments. The derived logic function(s) were also reported.<sup>[13, 14]</sup>

### Additional Circuits






Figure 35: Circuit 6

Logic converter-XLC1

	A	B	C	D	E	F	G	H
000	0	0						0
001	0	1						1
002	1	0						1
003	1	1						0

Conversions

Out: ☐ ☒

Figure 36: Truth Table for Circuit 6

$$A'B + AB' = H \quad (15)$$




Figure 37: Circuit 7

Logic converter-XLC1

	A	B	C	D	E	F	G	H
000	0	0						1
001	0	1						0
002	1	0						0
003	1	1						1

Conversions

Out: ☐ ☒



The functionality of the logic circuits<sup>[35, 37, 39]</sup> were designed to outline the basic gates used for the additional circuits. The simulations confirmed that the indicator received “HIGH” voltage when the probe was lit red. Discrepancies between expected<sup>[7, 8, 9]</sup> and actual<sup>[16, 17, 18]</sup> results were addressed by referring to the assignment from time to time to validate the circuit was being produced correctly to account for variations from theoretical expectations. In these instances, the design process was manageable, so no discrepancies were found. Assessing the accuracy of the circuits involved waiting for the probe to be lit red as simulations were running, and computing truth tables<sup>[36, 38, 40]</sup> to further validate the logic circuit experiments. The derived logic function(s) were also reported.<sup>[15, 16, 18]</sup>