


EE735_2023_Assignment8_Solution [Total Marks: 12]


Q1.

3 marks (1 mark for circuit diagram; 1 mark for R and C values; 1 mark for the graph showing frequency response).

The circuit for RC low pass filter is shown below. X1 is the model for resistor whereas X2 is that for capacitor. Vs is the voltage source.




The gain vs frequency curve is given below. $R=1600$ ohms, $C=1e-7$ F have been used for 3db bandwidth of ~ 1 KHz.




Q2 (a).

3 marks (1 mark for Verilog-A implementation of current equations in linear and saturation regions; 1 mark for I_{ds} vs V_{ds} graph; 1 mark for I_{ds} vs V_{gs} graph).

It is given that $V_{th}=0.6V$ for the NMOS. The output characteristic has been asked to plot at $V_{gs}=2V$. The transistor enters into saturation mode at $V_{ds} > (V_{gs}-V_{th}=1.4V)$. Before that it operates in the linear region.



The transfer characteristic has been asked to plot at $V_{ds}=2V$. The NMOS transistor switches ON for $V_{gs} > V_{th}$ i.e. $V_{gs} > 0.6 V$. It remains in the saturation region because $V_{gs}-V_{th} < V_{ds}$ for the given bias range.



Q2 (b).

1 mark for the voltage transfer characteristic.





Figure: NMOS Inverter


The voltage transfer characteristic (VTC) of NMOS inverter shows input voltage at the gate terminal switching between 0 to V_{gg} (V_{gg} is 2.5 V) and the output voltage at the drain terminal switching between $(V_{dd} - I_{ds} \cdot R)$ to V_{dd} (V_{dd} is 2 V).




Q3.

3 marks (1 mark for Verilog-A implementation of current equations in linear and saturation regions; 1 mark for I_{sd} vs V_{ds} graph; 1 mark for I_{sd} vs V_{gs} graph).

For the PMOS, $V_{th} = -0.6V$. The output characteristic is plotted at $V_{gs} = -2V$. The transistor remains in the linear mode for $V_{ds} \geq (V_{gs} - V_{th})$ i.e. $V_{ds} \geq -1.4V$, and enters into saturation mode when V_{ds} falls below $-1.4V$.



The transfer characteristic is plotted at $V_{ds} = -2V$. The transistor becomes ON when $V_{gs} < V_{th}$ i.e. $V_{gs} < -0.6V$. For the given bias range, V_{ds} remains below $V_{gs} - V_{th}$ so that the transistor always operates in the saturation region.



Q4.

2 marks (1 mark for circuit implementation in Hspice; 1 mark for voltage transfer characteristic)

The voltage at the input (gate) and output (drain) terminals switches between 0 and 2 V, and are out of phase confirming the inverter operation of CMOS (see the VTC curve below). The C_{load} is small enough (smaller RC delay) to charge to V_{dd} and discharge to 0V within the given time frames.




Fig. A: CMOS Inverter circuit

