a)

```
D:/Mo
                 simProjects/fsm_7s.v =
  Ln#
     1
               module fsm_7s(
                  input clk, rst_b, idx, lst_pkt,
output zero_pkt, st_pkt, pad_pkt, mgln_pkt, blk_val, msg_end
    2
                  reg [6:0] din;
                  wire [6:0] din nxt;
                  assign din_nxt[0] = 0;
assign din_nxt[1] = (din[0] & !lst_pkt) | (din[1] & idx!=0 & !lst_pkt) | (din[1] & idx==0 & !lst_pkt);
assign din_nxt[2] = (din[0] & lst_pkt) | (din[1] & idx!=0 & lst_pkt) | (din[1] & idx==0 & lst_pkt);
assign din_nxt[3] = (din[2] & idx==0) | (din[2] & idx!=0 & idx!=7) | (din[3] & idx!=7);
assign din_nxt[4] = (din[3] & idx==7) | (din[2] & idx==7);
assign din_nxt[5] = din[4];
assign din_nxt[6] = din[5] | din[6];
   10
   11
   12
   13
   14
  15
   16
   17
                   assign zero_pkt = din[3];
                  assign st_pkt = din[0] | din[1] | din[2] | din[3] | din[4];
assign pad_pkt = din[2];
  18
  19
                  assign mgln_pkt = din[4];
assign mgln_pkt = din[4];
assign blk_val = (din[1] & idx==0) | (din[2] & idx==0) | din[5];
assign msg_end = din[5];
   21
  22
  23
  24
                  always @(posedge clk, negedge rst_b)
                        if(!rst_b)
  din <= 7'dl;
else din <= din_nxt;</pre>
  25
  26
  27
  28
  29
                  endmodule
```

b) Testbench:

```
D:/ModelsimProjects/fsm_7s_tb.v =
                                                                                           = ;;;;;;
  Ln#
  1
        module fsm 7s tb(
         output reg clk, rst_b, lst_pkt,
  3
          output reg[6:0] idx,
  4
          output st pkt, zero pkt, pad pkt, mgln pkt, blk val, msg end
  5
          );
  6
          fsm_7s DUT (
             .clk(clk),
  8
  9
              .rst_b(rst_b),
 10
              .lst pkt(lst pkt),
 11
              .idx(idx)
 12
             );
 13
          initial begin
 14
 15
          clk = 1'd1;
            forever #20 clk = ~clk;
 16
 17
          end
 18
 19
         initial begin
           rst_b = 1'd0;
 20
 21
           #10 rst_b = 1'dl;
 22
          end
 23
          initial begin
 24
           lst_pkt = 0;
 25
 26
            idx = 7'd0;
 27
 28
            #50 idx = 7'd1;
            #50 idx = 7'd7;
 29
           #50 idx = 7'd0;
 30
 31
          end
 32
        endmodule
 33
```