a) fsm_6s:

```
D:/ModelsimProjects/fsm_6s.v =
  Ln#
          module fsm_6s (
   input msg_bgn, brdr_idle, pkt_rdy, lst_pkt, clk, rst,
   input [4:0] ldx,
  3
             output reg clr, idle, inc_mgln, c_up, st_pkt, blk_rdy, hi_mgln, msg_end, lo_mgln, zero_pkt, pad_pkt
  5
  6
            // stari
            localparam INIT = 3'd0;
localparam BGN = 3'd1;
  8
  9
             localparam RX_PKT = 3'd2;
10
            localparam PAD = 3'd3;
localparam ZERO = 3'd4;
localparam TX_MSG = 3'd5;
 11
12
13
14
15
            // semnale de tip registru
             reg [2:0] st;
17
            reg [2:0] st_next;
18
19
             // starea urmatoare
20
21
            always 0 (*) begin
22
                st_next = INIT;
23
                case (st)
24
                   INIT: if(!msg bgn)
                            st_next = INIT;
else st_next = BGN;
26
27
                   BGN: if(!pkt_rdy)
                              st_next = BGN;
else if(pkt_rdy && !lst_pkt)
st_next = RX_PKT;
28
29
30
31
                              else st_next = PAD;
                   RX_PKT: if(ldx!=0 && pkt_rdy && lst_pkt) st_next = PAD;
    else if(ldx == 0 && brdr_idle && pkt_rdy && lst_pkt) st_next = PAD;
    else st_next = RX_PKT;
32
33
                  PAD: if(ldx=0 && !brdr_idle) st_next = PAD;
else if(ldx!=0) st_next = ZERO;
else st_next = ZERO;
ZERO: if(ldx==14) st_next = TX_MSG;
35
36
37
38
39
                         else st_next = ZERO;
40
                   TX MSG:
                            if (ldx==0 && !brdr_idle) st_next = TX_MSG;
else if (ldx!=0) st_next = TX_MSG;
else if (ldx==0 && brdr_idle) st_next = INIT;
41
42
43
44
                      endcase
45
                   end
```

```
always @(*) begin
blk_rdy = 1'b0;
c_up = 1'b0;
idle = 1'b0;
47
48
49
51
                inc_mgln = 1'b0;
                clr = 1'b0;

clr = 1'b0;

st_pkt = 1'b0;

zero_pkt = 1'b0;

pad_pkt = 1'b0;

lo_mgln = 1'b0;

hi_mgln = 1'b0;

msg_end = 1'b0;
52
53
54
55
56
57
58
59
60
                case(st)
61
62
                   INIT: if(msg bgn) clr = 1'bl;
63
                   BGN: if (!pkt_rdy) idle = 1'bl;
64
                           else begin
                             idle = 1'b1;
65
                             inc_mgln = 1'b1;
c_up = 1'b1;
st_pkt = 1'b1;
66
67
68
69
                           end
                   RX_PKT: if(ldx==0 && brdr_idle && pkt_rdy && !lst_pkt) begin
    idle = 1'bl;
70
71
                                  blk_rdy = 1'bl;
inc_mgln = 1'bl;
c_up = 1'bl;
st_pkt = 1'bl;
72
73
74
75
  else if (ldx!=0 && pkt_rdy &&!lst_pkt) begin
       idle=1'b1;
        inc_mgln=1'b1;
       c_up=1'b1;
        st_pkt=1'b1;
        end
  else if(ldx!=0 && !pkt_rdy) idle=1'bl;
  else if(ldx!=0 && pkt_rdy && lst_pkt) begin
       idle=1'b1;
       inc_mgln=1'b1;
        c_up=1'b1;
        st_pkt=1'bl;
       end
  else if(ldx==0 && brdr_idle && pkt_rdy && lst_pkt) begin
       blk rdy=1'b1;
       idle=1'b1;
       inc mgln=1'b1;
        c_up=1'b1;
        st pkt=1'bl;
        end
```

```
PAD: if (ldx!=0) begin
          c_up=1'b1;
          pad pkt=1'b1;
          st_pkt=1'bl;
        end
        else if(ldx==0 && brdr_idle) begin
         blk rdy=1'b1;
          c_up=1'b1;
          pad_pkt=1'bl;
          st_pkt=1'bl;
        end
  ZERO: if (ldx==14) begin
          c up=1'b1;
          hi mgln=1'bl;
          st_pkt=1'bl;
      else if (ldx==0 && brdr_idle) begin
          blk_rdy=1'bl;
          c up=1'b1;
          zero_pkt=l'bl;
          st_pkt=l'bl;
        end
      else if (ldx!=14 && ldx!=0) begin
          c up=1'b1;
          zero_pkt=1'b1;
          st pkt=1'bl;
       end
  TX_MSG: if (ldx!=0) begin
            c_up=1'b1;
            lo mgln=1'b1;
            st_pkt=1'b1;
          end
        else if (ldx==0 && brdr idle) begin
           blk rdy=1'bl;
            msg end=1'b1;
        end
    endcase
end
always @(posedge clk, negedge rst) begin
  if(!rst)st<=INIT;
  else
    st<=st_nxt;
 end
endmodule
```

b) Testbench - fsm_6s_tb:

```
# // ModelsimProjects/fsm_6s_tb.v*
# module fsm_6s_tb(
    output reg msg_bgn, lst_pkt, pkt_rdy, brdr_idle, clk, rst,
    output reg[3:0] ldx,
    output blk_rdy, idle, clr, c_up, st_pkt, zero_pkt, pad_pkt, inc_mgln, lo_mgln, hi_mgln, msg_end
    );
```

```
fsm 6s DUT (
   .msg_bgn(msg_bgn),
   .pkt_rdy(pkt_rdy),
   .lst_pkt(lst_pkt),
   .brdr_idle(brdr_idle),
   .clk(clk),
   .rst(rst),
   .ldx(ldx),
   .blk rdy(blk rdy),
   .idle(idle),
   .inc mgln (inc mgln),
   .c_up(c_up),
   .st_pkt(st_pkt),
   .clr(clr),
   .zero pkt (zero pkt),
   .pad_pkt(pad_pkt),
   .lo mgln(lo mgln),
   .hi mgln(hi mgln),
   .msg end(msg end)
 );
 initial begin
  clk=0;
  forever #5 clk=~clk;
initial begin
  rst=1;
end
initial begin
  msg bgn=0;
  pkt rdy=0;
  1st pkt=0;
  ldx=4'd0;
   #50 msg bgn=~msg bgn;
   #50 pkt_rdy=~pkt_rdy;
      lst_pkt=~lst_pkt;
   #50 ldx=4'd1;
   #50 ldx=4'd14;
   #50 ldx=4'd0;
       brdr idle=~brdr idle;
 end
 endmodule
```