Exercitiul 1:

```
D:/ModelsimProjects/dec_2s.v
     Ln#
                    module dec 2s (
                        input [1:0]s,
       3
                        input e,
output [3:0] y
       6
7
                   assign y[0] = ~(e & ~s[1] & ~s[0]);
assign y[1] = ~(e & ~s[1] & s[0]);
assign y[2] = ~(e & s[1] & ~s[0]);
assign y[3] = ~(e & s[1] & s[0]);
endmodule
       8
      10
      11
      12
   D:/ModelsimProjects/dec_2s_tb.v :
     Ln#
                  module dec_2s_tb (
                     output reg [1:0] s,
output reg e,
                      output [3:0] y
      5
                     );
                     dec_2s DUT (
                           .s(s),
     10
                               .y(y)
     12
     13
                      initial begin
                     initial begin
e = 1'dl;
#10 e = 1'd0;
#10 e = 1'd1;
#20 e = 1'd0;
#10 e = 1'd1;
#30 e = 1'd0;
#10 e = 1'd1;
#10 e = 1'd0;
end
    14
15
    16
17
18
    19
20
    21
22
23
                      end
    24
25
                     initial begin

s = 2'h0;

#10 s = 2'h1;

#10 s = 2'h1;

#10 s = 2'h3;

#10 s = 2'h0;

#10 s = 2'h1;

#10 s = 2'h1;

#10 s = 2'h2;


#10 s = 2'h1;

#10 s = 2'h0;

nd
                     initial begin
    26
27
    28
29
30
    31
32
    33
    34
                  endmodule
    36
```

M Wave

File Edit View Add Format Tools Window



Exercitiul 2:

```
D:/ModelsimProjects/mux_2s.v =
 Ln#
 1
      module mux 2s # (
          parameter w = 4
 2
 3
        ) (
 4
             input [w-1:0] d0,d1,d2,d3,
 5
             input [1:0] s,
 6
            output reg [w-1:0] o
 7
             );
8
9
           always @ (*) begin
10
             case(s)
11
               2'b00: o <= d0;
               2'b01: o <= d1;
12
13
               2'b10: o <= d2;
14
               2'b11: o <= d3;
15
             endcase
16
           end
17
        endmodule
18
```

Exercitiul 3:

```
D:/ModelsimProjects/cntr.v =
 Ln#
 1
      module rgst # ( parameter w=8, parameter iv={w{1'b0}} ) (
 2
        input [w-1:0] d,
        input clk, clr, rst_b, c_up,
 3
        output reg [w-1:0] q
 4
 5
        );
 6
 7
      always @ ( posedge clk, negedge rst_b ) begin
 8
        if( !rst b )
 9
         q <= iv;
10
11
        else if ( clr )
12
          q <= iv;
13
14
        else if ( c_up )
15
          q <= d;
16
        end
17
      endmodule
18
```

Exercitiul 4:

```
D:/ModelsimProjects/regfl_4x8.v ==
Ln#
   1
          module regfl_4x8 (
            input clk ,
input rst b ,
input [7:0] wr_data ,
input [1:0] wr_addr ,
input [1:0] rd_addr ,
            input wr_e ,
input rd_e ,
output [7:0] rd_data
   8
 10
 11
 12
13
            wire [3:0] w;
wire [7:0] q0, q1, q2, q3;
 14
15
            dec_2x4 decoder (
 16
17
                      .s(wr_addr),
                       .e(wr_e),
                    .y(w)
 18
 19
 20
            rgst # ( .w(8) ) registerl (
                               .d(wr_data),
.ld(w[0]),
 21
 22
                               .clk(clk),
.rst_b(rst_b),
 23
 24
 25
                               .clr(rd_e),
 26
                               .a(a0)
 27
28
                            );
 29
            rgst # ( .w(8) ) register2 (
 30
                               .d(wr_data),
.ld(w[1]),
 31
 32
                               .clk(clk),
 33
                               .rst_b(rst_b),
                               .clr(rd_e),
 34
 35
 36
37
            rgst # ( .w(8) ) register3 ( .d(wr_data),
 38
39
 40
41
                               .ld(w[2]),
                               .clk(clk),
                               .rst_b(rst_b),
 43
                            .gr(rc
.q(q2)
                               .clr(rd_e),
 45
 46
47
48
            rgst # ( .w(8) ) register4 ( .d(wr_data),
 49
                               .ld(w[3]),
 50
                               .clk(clk),
                               .rst_b(rst_b),
 52
                               .clr(rd_e),
 53
                               .q(q3)
 54
55
                            );
 56
            mux_2s # ( .w(8) ) multiplexor (
 57
58
                               .s(rd_addr),
.d0(q0),
 59
                                .dl(ql),
 60
                               .d2(q2),
                               .d3(q3),
 62
                                .o(rd_data)
 63
 64
          endmodule
```

```
D:/ModelsimProjects/dec_2x4.v ==
   Ln#
                module dec_2x4 (
input [1:0] s,
input e,
output reg [3:0] y
    2
    3
    4
5
                     );
    6
7
                always @ (*)
    8
                    Case ( {e, s} )
3'b100 : y = 4'b1110;
3'b101 : y = 4'b1101;
3'b110 : y = 4'b1011;
3'b111 : y = 4'b0111;
3'b0?? : y = 4'b1111;
    9
  10
 11
12
  13
 14
                endmodule
 16
```

```
D:/ModelsimProjects/mux_2s.v =
 Ln#
 1
      module mux 2s # (
          parameter w = 4
 2
 3
 4
            input [w-1:0] d0,d1,d2,d3,
 5
            input [1:0] s,
 6
            output reg [w-1:0] o
 7
            );
 8
          always @ (*) begin
 9
10
            case(s)
11
              2'b00: o <= d0;
              2'b01: o <= d1;
12
              2'b10: o <= d2;
13
14
              2'bl1: o <= d3;
            endcase
15
16
          end
17
        endmodule
18
```

```
D:/ModelsimProjects/rgst.v =
Ln#
 1
      module rgst # ( parameter w=8, parameter iv={w{1'b0}} ) (
 2
        input [w-1:0] d,
        input clk, clr, rst_b, ld,
 3
        output reg [w-1:0] q
 4
 5
        );
 6
 7
      always @ ( posedge clk, negedge rst b ) begin
       if(!rst b)
 8
          q <= iv;
 9
10
11
        else if ( clr )
12
         q <= iv;
13
14
        else if ( ld )
15
         q <= d;
16
        end
17
      endmodule
18
19
```

Testbench: