ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version - 0 X File Edit View Compile Simulate Add Project Tools Layout Window Help X X B B X Layout NoDesign -Project - D:/ModelsimProjects/Tema2_AC
Name Status Type Ord □ D:/ModelsimProjects/bcd_8421.v : Ln# Status Type Order Modified bcd_8421.v module bcd 8421(✓ Verilog 0 11/19/21 11:24:51 AM input [3:0] i, 3 output [3:0] o 4); assign o[0]= ((~i[3])&i[1]) | ((~i[2])&(~i[1])&i[0]); $assign \ o[1] = ((\sim i[3]) \& (\sim i[1]) \& i[0]) \ | \ ((\sim i[2]) \& (\sim i[1]) \& i[0]) \ | \ ((\sim i[3]) \& (\sim i[0]) \& i[1]);$ assign o[2]= (i[3]&i[1]&i[0]) | ((~i[3])&(~i[2])&i[0]) | ((-i[3])&(~i[2])&i[1]) | (i[3]&(~i[2])&(~i[1])&(~i[0])); assign o[3]= ((~i[3])&i[2]&i[0]) | ((~i[3])&i[1]&i[1]) | (i[3]&i[2]&i[0]); 10 11 ///Berejnec Adrian-Daniel 1.1 12 13 Library Project # # × # Compile of bcd_8421.v was successful. # Compile of bcd_8421.v was successful. ModelSim>

ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version File Edit View Compile Simulate Add Source Tools Layout Window Help X X D D X Layout NoDesign ± ± ₫ 🗴 D:/ModelsimProjects/m3_test.v = Project - D:/ModelsimProjects/Tema2_AC Ln# ¥ Name Status Type Order Modified m3_test.v bcd_8421.v ✓ Verilog 1 11/19/21 11:28:18 AM module m3 test(input [3:0]i, ✓ Verilog 0 11/19/21 11:24:51 AM 3 output m3 assign m3 = (i%3 == 0) ? 1 : 0; endmodule 10 // Berejnec Adrian-Daniel 1.1 Library Project # Compile of m3_test.v was successful. # Compile of m3_test.v was successful. ModelSim> Ln: 11 Col: 0 | Project: Tema2_AC | <No Design Loaded>





