Message Schedule:

```
D:/ModelsimProjects/message_schedule.v =====
 Ln#
 1
      module message_schedule (
      input clk ,
 2
      input rst b ,
      input [511:0] blk ,
 4
      input ld_rgs ,
 5
 6
      input upd_rgs ,
      output [31:0] w0
 8
      );
 9
10
      wire [511:0]a ,b;
11
      wire [31:0] s0,s1, s;
12
13
      assign s = b[511:480] + s0 + b[223:192] + s1;
14
15
16
      mux multiplexer [15:0] (.il(blk), .i0({b[479:0],s}), .s(ld_rgs), .o(a));
17
18
      rgst #(.w(32)) registers [15:0] (.ld(upd_rgs), .clk(clk), .rst(rst_b), .clr(0),.d(a), .q(b));
19
20
      sigma0 sgm0(.v(b[479:448]), .o(s0));
21
22
      sigmal sgml(.v(b[63:32]), .o(s1));
23
      assign w0 = b[511:480];
24
25
      endmodule
26
```

```
module mux
2
      (
 3
      input [31:0]il,
 4
      i0,
 5
      input s,
 6
      output [31:0]o
7
8
      assign o = s ? il : i0;
9
      endmodule
10
```

```
Ln#
 1
       module rgst #(
 2
         parameter w = 8,
 3
        parameter iv = {w{1'b0}}
 4
       ) (
 5
         input clk,
 6
         input rst b,
 7
         input [w-1:0] d,
 8
         input 1d,
 9
        input clr,
10
        output reg [w-1:0] q
11
       );
12
13
         always @ (posedge clk, negedge rst_b)
           if (!rst_b)
```

q <= iv;

q <= iv;

else if (ld)

q <= d;

endmodule

else if (clr)

14

15

16

17

18

19

20

21

```
D:/ModelsimProjects/sigma0.v ==
 Ln#
 1
       module sigma0(
 2
        input [31:0]v,
 3
        output [31:0]o);
 4
 5
       assign o = \{v[6:0], v[31:7]\} ^ \{v[17:0], v[31:18]\} ^ {3'b000, v[31:3]\};
       endmodule
 6
 7
D:/ModelsimProjects/sigma1.v ====
 Ln#
       module sigmal(
  1
        input [31:0]v,
  2
       output [31:0]o);
  3
  4
       assign o = \{v[16:0], v[31:17]\} \land \{v[18:0], v[31:19]\} \land \{10'b0, v[31:10]\};
  5
  6
        endmodule
  7
  8
```

Testbench:

```
D:/ModelsimProjects/sigma0_tb.v =
 1
      module sigma0 tb (
 2
      output reg [31:0]v,
                                    D:/ModelsimProjects/sigma1_tb.v =
 3
      output [31:0]o);
 4
                                     Ln#
 5
      sigma0 sgm tb(
                                     1
                                           module sigmal tb(
 6
       .v(v), .o(o));
                                     2
                                           output reg [31:0]v,
 7
                                     3
                                           output [31:0]o);
 8
      initial begin
                                     4
 9
      v = 32'h01234567;
                                     5
                                           sigmal sgm tb(.v(v), .o(o));
10
       #20 v = 32'h89abcdef;
                                     6
11
      #20 v = 32'h55555555;
                                     7
                                           initial begin
      #20 v = 32'hffffffff:
12
                                     8
                                           v = 32'h01234567;
      #20 v = 32'hfedcba98;
13
                                     9
                                           #20 v = 32'h89abdcef;
      #20 v = 32'h76543210;
14
                                    10
                                           #20 v = 32 h55555555;
15
      end
                                    11
                                           #20 v = 32'hfffffff;
16
      endmodule
                                           #20 v = 32'hfedcba98;
                                    12
17
                                    13
                                           #20 v = 32'h76543210;
18
                                    14
                                           end
19
                                    15
                                           endmodule
20
                                    16
```