

REC 1.4. Parallel Computation of Sum

1.4.1. Multilevel Carry Lookahead Adder

Full Carry Lookahead Adder (F-CLA)


$$C_{i+1} = x_i \cdot y_i + c_i(x_i + y_i) \quad \begin{matrix} g_i = x_i \cdot y_i & \text{generate} \\ p_i = x_i + y_i & \text{propagate} \end{matrix}$$

$$C_{i+1} = g_i + p_i c_i =$$

$$g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1} = \dots$$

$$g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \dots + p_i p_{i-1} p_{i-2} \dots p_0 g_0 + p_i p_{i-1} p_{i-2} \dots p_0 c_0$$

2-bit F-CLA



$$C_1 = g_0 + p_0 c_0$$

$$C_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$D_{FCLA-m}^{out} = 3d \quad D_{FCLA-m}^2 = 5d$$

! Disadvantages: \rightarrow fan-out \uparrow
 \rightarrow fan-in \uparrow
 \rightarrow only for small n

$c_0 ??$ 2bit - 3 parts
 2bit: \rightarrow OR - 3 inputs
 AND - 3 inputs


only for small n



\Rightarrow ML-CLA

$$C_{i+1} = g_i + p_i \cdot c_i$$

g_i : carry is generated in rank i
 p_i : carry in is propagated to C_{i+1}



$$C_4 = g_3 + P_3 C_3 =$$


$$g_3 + P_3 g_2 + P_3 P_2 C_2 = \dots$$

$$g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + \underbrace{P_3 P_2 P_1 P_0}_{P_{0,3}} C_0$$

$$C_4 = G_{0,3} + P_{0,3} \cdot C_0$$

$G_{0,3}$: carry generated in block of nodes from 0 to 3


$P_{0,3}$: carry was propagated over the block of nodes 0-3



$$C_4 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 \cdot C_0$$

$$= \underbrace{g_3 + P_3 g_2}_{G_{2,3}} + \underbrace{P_3 P_2}_{P_{2,3}} \underbrace{(g_1 + P_1 g_0)}_{G_{0,1}} + \underbrace{P_3 P_2}_{P_{2,3}} \underbrace{P_1 P_0}_{P_{0,1}} \cdot C_0$$

$$G_{0,3} = G_{2,3} + P_{2,3} \cdot G_{0,1}$$





$$P_{0,3} = P_{2,3} \cdot P_{0,1}$$

Notation: $G_{i,i} = g_i = x_i \cdot y_i$


$P_{i,i} = p_i = x_i + y_i$

In general:

$$\begin{aligned}
 & C_{k+1} = G_{i,k} + P_{i,k} \cdot C_i, \quad i \leq k \\
 & G_{i,k} = G_{j+1,k} + P_{j+1,k} \cdot G_{i,j}, \quad i \leq j < k \\
 & P_{i,k} = P_{j+1,k} \cdot P_{i,j}, \quad i \leq j < k
 \end{aligned}$$



ML-CLA architecture - 4-bits



$$\Delta_{ML-CLA-4}^z = 9d$$

$$\Delta_{ML-CLA-4}^{Cont} = 7d$$

$n_{bits} \rightarrow \lceil \log_2 n \rceil$ levels of (B+C) cells

$$\begin{aligned}
 \lceil 37 \rceil &= 3 \\
 \lceil 3.05 \rceil &= 4
 \end{aligned}$$

in general:

$$D_{HL-CFA-M} = 1d + 2(\lceil \log_2 n \rceil - 1)d + 2\lceil \log_2 n \rceil d + 2d$$

$$= (4\lceil \log_2 n \rceil + 1)d$$


Cont

$$D_{HL-CFA-M} = (2\lceil \log_2 n \rceil + 3)d$$

1.4.2. Carry Skip Adder. (CSuA).


$$c_{k+1} = G_{i,n} + P_{i,n} \cdot c_i \quad P_{i,n} - \text{simple to obtain.}$$

→ FAE generating signal P_i



RCA* segments.

- 4-bit RCA* segment:




CMOS pre-discharge.


- design a set of nodes to be set to 0 before computation starts.

CSuA: all carries → pre-discharge.

⇒ if the final value of a carry is 0
→ that carry is correctly computed from 0.



CSHA-16bits, RCA-4bits.



Critical path

Ship logic.

Q: why use ship logic.

A: c_4, c_8, c_{12} must be 1

↳ all carries at least the most right ones must be 1

$$c_8 = c_4^* + P_{4,7} \cdot c_4$$

if $c_4 = 1$

$$P_{4,7} \cdot c_4 = 0 \rightarrow P_{4,7} = 0$$

$$P_{4,7} = P_4 \cdot P_5 \cdot P_6 \cdot P_7 = 0$$

(F) $P_i, i \in [4, 7]$

$$P_i = 0, x_i + y_i = 0$$

$$\Rightarrow x_i = y_i = 0$$

$$\Rightarrow c_{i+1} = 0$$

$$D_{CSHA-16}^{out} = \underbrace{8d}_{c_4} + \underbrace{2d}_{c_8} + \underbrace{2d}_{c_{12}} + \underbrace{8d}_{c_{16}} = 20d$$

$$D_{CSHA-16} = \underbrace{8d}_{c_4} + \underbrace{2d}_{c_8} + \underbrace{2d}_{c_{12}} + \underbrace{8d}_{c_{16}} = 20d$$