
ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version File Edit View Compile Simulate Add Project Tools Layout Window Help X∢ №X 🖺 🖺 🔏 Layout NoDesign $\overline{}$ Project - D:/ModelsimProjects/Tema_3_4_AC
Name StatusType Order Modifie D:/ModelsimProjects/fac.v == # # X StatusType OrderModified Ln# ✓ Verilog 1 11/19/21 01:25:51 PM
✓ Verilog 0 11/19/21 01:24:13 PM rca.v module Full Adder(fac.v input xi, yi, ci, output co, zi assign zi = xi ^ yi ^ ci; assign co = xi & yi | xi & ci | yi & ci; endmodule // Berejnec Adrian-Daniel 1.1 Library Project # Compile of rca.v was successful. # Compile of rca.v was successful. ModelSim>

ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version File Edit View Compile Simulate Add Source Tools Layout Window Help X X D B X Layout NoDesign -Project - D:/ModelsimProjects/Tema_3_4_AC : ± ± ₫ 🗴 D:/ModelsimProjects/rca.v 💳 ₹Name Status Type Order Modified Ln# rca.v ✓ Verilog 1 11/19/21 01:25:51 PM module rca (✓ Verilog 0 11/19/21 01:24:13 PM fac.v input [3:0]a, input [3:0]b, input c0, //ci output c4, //co output [3:0]s wire cl, c2, c3; 10 11 Full Adder fl (.xi(a[0]), 12 .yi(b[0]), 13 .ci(c0), 14 .co(cl), 15 .zi(s[0]) 16); 17 Full_Adder f2 (.xi(a[1]), 18 19 .yi(b[1]), 20 .ci(cl), 21 .co(c2), 22 .zi(s[1]) 23); 24 25 Full Adder f3 (.xi(a[2]), 26 .yi(b[2]), 27 .ci(c2), 28 .co(c3), 29 .zi(s[2]) 30); 31 32 Full_Adder f4 (.xi(a[3]), 33 .yi(b[3]), 34 .ci(c3), 35 .co(c4), 36 .zi(s[3]) 37); 38 39 endmodule 40 //Berejnec Adrian-Daniel 1.1 Library Project # # × # Compile of rca.v was successful. # Compile of rca.v was successful. ModelSim>

Ln: 41 Col: 28 Project : Tema_3_4_AC <No Design Loaded>




ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version - 0 X File Edit View Compile Simulate Add Project Tools Layout Window Help X X B B Layout NoDesign Project - D:/ModelsimProjects/Tema_3_4_AC == D:/ModelsimProjects/sadd.v = + 3 × ₹ Name Status Type Order Modified Ln# ✓ Verilog 3 11/19/21 01:33:48 PM sadd.v module sadd (dff.v rca.v fac.v ✓ Verilog 2 11/19/21 01:32:21 PM input x, y, clk, rst_b, ✓ Verilog 1 11/19/21 01:25:51 PM output o); ✓ Verilog 0 11/19/21 01:24:13 PM wire w1, w2; dff dl(.d(w2), .clk(clk), 10 .rst b(rst b), 11 .q(w1) 12 13 Full_Adder fl(.xi(x), 14 15 .yi(y), 16 .ci(wl), 17 .co(w2), 18 .zi(o) 19); 20 21 endmodule // Berejnec Adrian-Daniel 1.1 Library Project Transcript = # Compile of sadd.v was successful. # 4 compiles, 0 failed with no errors. ModelSim>

ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version File Edit View Compile Simulate Add Project Tools Layout Window Help X → X D D X Layout NoDesign -___+ # # × D:/ModelsimProjects/spmul_t9.v # 3 × Status Type Order Modified Ln# ✓ Verilog 3 11/19/21 01:33:48 PM sadd.v module spmul t9 (dff.v ✓ Verilog 2 11/19/21 01:32:21 PM input clk, rst b, ✓ Verilog 5 11/19/21 01:37:46 PM output o spmul_t9.v ✓ Verilog 4 11/19/21 01:36:20 PM); sreg_3b.v sreg_3 rca.v fac.v ✓ Verilog 1 11/19/21 01:25:51 PM wire wl; ✓ Verilog 0 11/19/21 01:24:13 PM wire [2:0]w; sreg 3b # (.w(3)) sl(.sin(wl), 10 .clk(clk), 11 .rst b(rst b), 12 . o (w) 13); 14 15 sadd (.x(w[0]), 16 .y(w1), .clk(clk), 17 18 .rst_b(rst_b), 19 .0(0) 20); 21 22 assign o = 9*wl; 23 24 endmodule 25 26 // Berejnec Adrian-Daniel 1.1 fac.v rca.v dff.v sadd.v sreg_3b.v spmul_t9.v Library Project # Compile of spmul t9.v was successful. # 6 compiles, 0 failed with no errors. ModelSim>

ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version File Edit View Compile Simulate Add Project Tools Layout Window Help X → X D B X Layout NoDesign -Project - D:/ModelsimProjects/Tema_3_4_AC

Name

| Status Type | Order | Modifier | Order | Or _____ + # × D:/ModelsimProjects/sreg_3b.v = + 3 × Status Type Order Modified Ln# sadd.v ✓ Verilog 3 11/19/21 01:33:48 PM module sreg 3b # (parameter w=3) (dff.v ✓ Verilog 2 11/19/21 01:32:21 PM input sin, clk, rst b, ✓ Verilog 4 11/19/21 01:36:20 PM output reg [w:0]o sreg_3b.v ✓ Verilog 1 11/19/21 01:25:51 PM rca.v ✓ Verilog 0 11/19/21 01:24:13 PM always @ (posedge clk, negedge rst b) begin if(!rst_b)
o <= 3'b000; o <= { sin, 3'b000 }; 10 11 end 12 endmodule 13 14 // Berejnec Adrian-Daniel 1.1 15 fac.v rca.v dff.v sadd.v sreg_3b.v Library Project # 4 compiles, 0 failed with no errors. # Compile of sreg_3b.v was successful. ModelSim>



ModelSim ALTERA STARTER EDITION 6.5b - Custom Altera Version <u>File Edit View Compile Simulate Add Project Tools Layout Window Help</u> XIX B B X Layout NoDesign -Project - D:/ModelsimProjects/Tema_3_4_AC === D:/ModelsimProjects/johnson.v = ____+ # # × # d × * Name Status Type Order Modified Ln# sadd.v ✓ Verilog 3 11/19/21 01:33:48 PM module johnson (Verilog 2 11/19/21 01:32:21 PM dff.v input clk, rst b, output [2:0]o ✓ Verilog 8 11/19/21 01:42:46 PM JHC.v ✓ Verilog 5 11/19/21 01:37:46 PM spmul_t9.v sreg_3b.v Verilog 4 11/19/21 01:36:20 PM dff dl(.d((~o[2])), ✓ Verilog 1 11/19/21 01:25:51 PM rca.v .clk(clk), ✓ Verilog 0 11/19/21 01:24:13 PM fac.v .rst_b(rst_b), johnson always.v ✓ Verilog 7 11/19/21 01:42:13 PM .q(0[1]) ✓ Verilog 6 11/19/21 01:40:45 PM johnson.v 10 11 dff d2(.d((~o[0])), 12 13 .clk(clk), .rst b(rst b), 14 15 .q(0[2]) 16 17 dff d3(.d((~o[1])), 18 19 .clk(clk), 20 .rst_b(rst_b), 21 .q(0[2]) 22); 23 24 endmodule 25 // Berejnec Adrian-Daniel 1.1 fac.v rca.v dff.v sadd.v sreg_3b.v spmul_t9.v johnson.v johnson_always.v 1 JHC.v Library Project # Compile of johnson_always.v was successful. # Compile of JHC.v was successful. ModelSim>

