

3.1. HW investment:

- 2 4-bit registers for operands
- multi-operand adder (LSA)
- multiplexed gating

b) keep fixed the partial products.

multiplication of 2 unsigned n-bit
→ Product is on 2n

1100	Y
1011 = $x_3x_2x_1x_0$	X
10000000	$P_0 = 0$
1100	$x_0 \cdot 4 \cdot 2^0$ +
00001100	$P_1 = P_0 + x_0 \cdot 4 \cdot 2^0$
1100	$x_1 \cdot 4 \cdot 2^1$ +
00100100	$P_2 = P_1 + x_1 \cdot 4 \cdot 2^1$
0000	$x_2 \cdot 4 \cdot 2^2$ +
00100100	$P_3 = P_2 + x_2 \cdot 4 \cdot 2^2$
1100	$x_3 \cdot 4 \cdot 2^3$ +
10000100	$P_4 = P_3 + x_3 \cdot 4 \cdot 2^3 = 7$

Iteration step:

$$P_{i+1} := P_i + x_i \cdot 4 \cdot 2^i, \quad i \geq 0, \quad P_0 := 0$$

HW investment:

- 2 4-bit registers
- 8-bit adder
- 8-bit register for P_i
- LShift for $x_i \cdot 4 \cdot 2^i$

c) keep fixed the 1-bit products.

1100	Y
1011 = $x_3x_2x_1x_0$	X
00000000	$P_0 = 0$
1100	$x_0 \cdot 4$ +
00001100	$P_0 := P_0 + x_0 \cdot 4$
00001100	$P_1 := P_0 \cdot 2^{-1}$] +
1100	$x_1 \cdot 4$ +
00100100	$P_1 := P_1 + x_1 \cdot 4$
00100100	$P_2 := P_1 \cdot 2^{-1}$] +
0000	$x_2 \cdot 4$ +
00100100	$P_2 := P_2 + x_2 \cdot 4$
00100100	$P_3 := P_2 \cdot 2^{-1}$] +
1100	$x_3 \cdot 4$ +
10000100	$P_3 := P_3 + x_3 \cdot 4 = 7$

Iteration step:

$$\begin{cases} P_{i+1} = P_i + X_i \cdot Y, & i \geq 0, P_0 = 0 \\ P_{i+1} = P_i \cdot 2^{-1} \end{cases}$$

HW investment: - 2 4-bit registers

- 4-bit adder

- 8-bit register for partial prod.

3.2 Sequential Binary Multiplication for Sign-Magnitude numbers.

- based on keeping fixed the 1-bit product method.

Let X, Y - SN, on 8-bits, fractionals

$$X = \overset{\text{sign}}{X_7} \cdot \overset{\text{magnitude}}{X_6 X_5 X_4 X_3 X_2 X_1 X_0}$$

$$Y = \overset{\text{sign}}{Y_7} \cdot \overset{\text{magnitude}}{Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0}$$

magnitude = unsigned.

magnitude * \Rightarrow 14 bits

-7 + 1 bit sign

$$P = X * Y = P_{15} \cdot P_{14} P_{13} \dots P_2 P_1 P_0$$

Total = 15 bit for + add 1 benign bit

$$P_{15} = X_7 \oplus Y_7$$

14-bits for magnitudes multiply bits

$$P_0 = 0$$

multiplier 2

part prod

x

y

declare register

A[7:0], Q[7:0], M[7:0], COUNT[2:0];

declare bus

INBUS[7:0], OUTBUS[7:0];

BEGIN:
INPUT:

A := 0, COUNT := 0;

M := INBUS;

Q := INBUS;

TEST1:

ADD:

RShift:

INCREMENT:

TEST2:

SIGN:

OUTPUT:

END:

if Q[0] = 0 then go to RShift;

A[7:0] := A[6:0] + M[6:0];

A[7] := 0, A[6:0].Q := A.Q[7:1];

COUNT := COUNT + 1

if COUNT = 1 then go to TEST1;

A[7] := M[7] xor Q[0], Q[0] := 0;

OUTBUS := A;

OUTBUS := Q;

{c0}

{c1}

{c2}



{c3}

{c4}

{c5}

{c6}

{cend}



Algorithm uses 3rd multiplication method: keep fixed 1-bit product.
 iteration stop
 $P_i := P_i + X_i \cdot Y$ \rightarrow TEST & ADD
 $P_{i+1} := P_i \cdot 2^{-1}$ \rightarrow RShift.
 if X_i (current bit of X) $\neq 0 \rightarrow X_i \cdot Y = 0$
 ! in each clock cycle the current bit of X , X_i , is stored in $Q[0]$!
 ! save X_i in each clock cycle

Partial products P_i , $i \geq 0$
 - at the beginning of method $P_0 \rightarrow A$
 - in each iteration, P_{i+1} advances into Q at RShift
 \rightarrow concurrently X from Q loses the lsb

Parallel Adder:
 - on 7 bits: adds the magnitudes of P_i and Y , on 7 bits
 - carry is stored in $A[7] \Rightarrow$ **no OVERFLOW**
 Counter COUNT: counts the 7 iterations (for the 7 bits of magnitude)
 - incremented at RShift
 COUNT 7 is active when $COUNT == 7 (111)$

Control unit:
 - activates one control signal in each clock cycle
 → control signals are ---
 → data lines are ---

$$X = -0.625 = -5 \times 2^{-3} = 1 \cdot 101_{sn} \quad \text{COUNT} \rightarrow \text{COUNT3}$$

$$Y = -0.875 = -7 \times 2^{-3} = 1 \cdot 111_{sn}$$




$$P = 0.1000110 = 100011 \times 2^{-6} = 35 \times 2^{-6}$$

$$X \times Y = -5 \times 2^{-3} \times -7 \times 2^{-3} = +35 \times 2^{-6}$$

$$X = -6 = 1110_{sn}$$

$$Y = +7 = 0111_{sn}$$

! For integer multiplication, before setting the sign perform one last RShift.




$$P = 1010101010$$

$$= -(32 + 8 + 2) = -42$$

$$X \times Y = -6 \times 7 = -42$$

3.3. Elements of Control Units Synthesis

- C.U. sequence the control signals in correct order
C.U. flowchart.



- non-conflicting operations are grouped in the same state
- separate by
 - all, activate by the same control signal.
- state are grouped
 - cycles
 - phases.

④ One Hot.

- use one storage element for each state
- at any given moment only 1 storage element is active
 - the "Hot" element.