# CSE 331/503 Computer Organization Homework 4 Report

## Berk PEKGÖZ 171044041

This report file is not for the mips32.v in general. Because there is no such circuit in this project. I couldn't complete the project because of the lackness of time. Only main modules (ALU, Control Unit, ALU Control Unit, Registers, Data Memory and Instruction Memory) and their testbenches implemented. This report shows each test for them.

Top level entity set as Control Module in this project. Each module can be tested with setting it as top-level entity.

There is a file named tut01 because I started on the project given by T.A.

#### **ALU Module**

To create a 32-bit ALU I need these sub-units:

- 2x1 Multiplexer (for 4x1 Mux)
- 4x1 Multiplexer (for 1-bit ALU)
- 1-bit ALU

#### 2x1 Multiplexer (mux2x1.v) Test

mux2x1 testbench.v for this test.

```
# time = 0, inl=0, in0=0, slct=0, result=0
# time = 20, inl=0, in0=0, slct=1, result=0
# time = 40, inl=0, in0=1, slct=0, result=1
# time = 60, inl=0, in0=1, slct=1, result=0
# time = 80, inl=1, in0=0, slct=0, result=0
# time = 100, inl=1, in0=0, slct=1, result=1
# time = 120, inl=1, in0=1, slct=0, result=1
# time = 140, inl=1, in0=1, slct=1, result=1
```

#### For this test:

- In1 > Input 1
- In0 > Input 0

• slct > Select bit

#### 4x1 Multiplexer (mux4x1.v) Test

mux4x1 testbench.v for this test.

```
# time = 0, in3=1, in2=0, in1=0, in0=0, slct=11, result=1
# time = 20, in3=0, in2=1, in1=0, in0=0, slct=10, result=1
# time = 40, in3=0, in2=0, in1=1, in0=0, slct=01, result=1
# time = 60, in3=0, in2=0, in1=0, in0=1, slct=00, result=1
# time = 80, in3=0, in2=1, in1=1, in0=1, slct=11, result=0
# time = 100, in3=1, in2=0, in1=1, in0=1, slct=10, result=0
# time = 120, in3=1, in2=1, in1=0, in0=1, slct=01, result=0
# time = 140, in3=1, in2=1, in1=1, in0=0, slct=00, result=0
```

#### For this test:

- In3 > Input 11
- In2 > Input 10
- In1 > Input 01
- In0 > Input 00
- slct > Select bits

Goal of this test is show that result gives 1 when the only 1 is selected input while others 0 and result gives 0 when the only 0 is selected input while others 1.

#### 1 Bit ALU (alu 1 bit.v) Test


alu 1 bit testbench.v for this test.

Op codes for this ALU:

- 000 AND
- 001 OR
- 010 ADD
- 011 XOR
- 110 SUB

Design of ALU:

This design is very similar to the one which is shown in lecture. Only difference is extra XOR gate instead of Less input.



#### AND Test (000):

c\_in does not affect the result on this operation.

c\_out value is not important on this operation.

```
# time = 0, a=1, b=0, c_in=0, alu_code=000, result=0, c_out=0
#
# time = 20, a=0, b=1, c_in=0, alu_code=000, result=0, c_out=0
#
# time = 40, a=1, b=1, c_in=0, alu_code=000, result=1, c_out=1
# time = 60, a=0, b=0, c_in=0, alu_code=000, result=0, c_out=0
```

#### OR Test (001):

c in does not affect the result on this operation.

c\_out value is not important on this operation.

```
# time = 0, a=1, b=0, c_in=0, alu_code=001, result=1, c_out=0
#
# time = 20, a=0, b=1, c_in=0, alu_code=001, result=1, c_out=0
#
# time = 40, a=1, b=1, c_in=0, alu_code=001, result=1, c_out=1
# time = 60, a=0, b=0, c_in=0, alu_code=001, result=0, c_out=0
```

#### XOR Test (011):

c\_in does not affect the result on this operation.

c\_out value is not important on this operation.

```
# time = 80, a=1, b=0, c_in=0, alu_code=011, result=1, c_out=0
#
# time = 100, a=0, b=1, c_in=0, alu_code=011, result=1, c_out=0
#
# time = 120, a=1, b=1, c_in=0, alu_code=011, result=0, c_out=1
#
# time = 140, a=0, b=0, c_in=0, alu_code=011, result=0, c_out=0
```

#### ADD Test (010):

c\_in does affect the result on this operation.

c\_out value is important on this operation.

```
# time = 160, a=1, b=0, c_in=1, alu_code=010, result=0, c_out=1
#
# time = 180, a=0, b=1, c_in=1, alu_code=010, result=0, c_out=1
#
# time = 200, a=1, b=1, c_in=1, alu_code=010, result=1, c_out=1
#
# time = 220, a=0, b=0, c_in=1, alu_code=010, result=1, c_out=0
```

#### SUB Test (110):

c in does affect the result on this operation.

c out value is important on this operation.

Actual result will be correct with 32 x 1-bit combined.

```
# time = 240, a=1, b=0, c_in=1, alu_code=110, result=1, c_out=1
# time = 260, a=0, b=1, c_in=1, alu_code=110, result=1, c_out=0
# time = 280, a=1, b=1, c_in=1, alu_code=110, result=0, c_out=1
# time = 300, a=0, b=0, c_in=1, alu_code=110, result=0, c_out=1#
```

#### 32 Bit ALU (alu 32 bit.v) Test

alu 32 bit testbench.v for this test.

Op codes for this ALU:

- 000 AND
- 001 OR
- 010 ADD
- 011 XOR
- 110 SUB

#### Design of ALU:

This design is very similar to the one which is shown in lecture. Combines 32 x 1\_bit alu and gives output. Overflow and Zero bits are active.

#### AND Test (000):

Variable = decimal version / binary version (show both versions)
Decimal values are not important for this operation.

```
# a = -1282297788 / 1011001110010001101100000100100 , b = 753120834 / 0010110011100111011011011001000010,
# OPCODE = 000, result = 545370176 / 00100000100000011011000001000000, OF=0, Zero=0
# a = -1431655766 / 10101010101010101010101010101010 , b = 1431655765 / 010101010101010101010101010101,
# OPCODE = 000, result = 0 / 0000000000000000000000000, OF=0, Zero=1
#
```

#### OR Test (001):

Variable = decimal version / binary version (show both versions)

Decimal values are not important for this operation.

#### XOR Test (011):

Variable = decimal version / binary version (show both versions)
Decimal values are not important for this operation.

#### ADD Test (010):

Variable = decimal version / binary version (show both versions) Second test is for Overflow.

#### SUB Test (110):

Variable = decimal version / binary version (show both versions)
First test is for Zero bit.

### **Control Module**

control\_unit\_testbench.v for this test.

This module takes **OP Code** and **Function Code** (for jr instruction) as input and gives these signals as output:

- MemRead: A signal goes to Data Memory to allow reading data.
- MemToReg: A signal goes to a mux which choose between Data Memory output and ALU output.
- **ALUSrc**: A signal goes to a mux which choose ALU source between Read Data 2(register module output) and sign extended Instruction [15-0].
- **RegDst:** A signal goes to a mux which chose Write Register 1(register module input) source between RT RD.
- **RegWrite**: A signal goes to register module to allow writing register for Write register 1 input.
- **RegWrite2**: A signal goes to register module to allow writing register for Write register 1 input.
- MemWrite: A signal goes to Data Memory Module to allow writing data.
- **Jump**: A signal goes to a mux to choose next program counter.
- **Jumpl**: A signal goes to a mux to choose next program counter.
- **Branch**: A signal to be used in operations of branch equal instruction.
- **Branchnot**: A signal to be used in operations of branch not equal instruction.
- **Jumpreg**: A signal to be used in operations of jr instruction.

ALUOp: This is a 2-bit output which goes to ALU Control Module. Details are on ALU
Control Module Part. \*\*This signal does not go to ALU.

Each supported instruction and its control unit output listed below:

- Lw (100011): memread, memtoreg, ALUSrc, RegWrite, AluOP(01)
- Sw (101011): memwrite, ALUSrc, AluOP(01)
- J (000010): jump
- Jal (000011): jumpnl, regwrite
- Beg (000100): branch, AluOP (10)
- Bne (000101): branchn, AluOP (10)
- Ori (001101): ALUSrc, Regwrite, AluOP (11)
- Lui (001111): memread, memtoreg, Regwrite
- Addn/Subn/Xorn/Andn/Orn(000000/fun code): regwrite, regwrite2, regDst, AluOP(00)
- Jr (00000/001000): Jumpreg

```
LW Test (100011):
```

FuncCode is not important for this operation.

#### SW Test (101011):

FuncCode is not important for this operation.

```
# time = 20, instCode=101011, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=1, RegDst=0, RegWrite=0, RegWrite2=0, memWrite=1,
# jump=0, jump1=0, branch=0, branchnot=0, jumpreg=0, ALUOp=01
#
```

#### J Test (000010):

FuncCode is not important for this operation.

```
# time = 40, instCode=000010, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=0, RegWrite=0, RegWrite2=0, memWrite=0,
# jump=1, jumpl=0, branch=0, branchnot=0, jumpreg=0, ALU0p=00
#
```

```
JAL Test (000011):
FuncCode is not important for this operation.
# time = 60, instCode=000011, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=0, RegWrite=1, RegWrite2=0, memWrite=0,
# jump=0, jumpl=1, branch=0, branchnot=0, jumpreg=0, ALUOp=00
BEQ Test (000100):
FuncCode is not important for this operation.
# time = 80, instCode=000100, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=0, RegWrite=0, RegWrite2=0, memWrite=0,
# jump=0, jumpl=0, branch=1, branchnot=0, jumpreg=0, ALUOp=10
BNE Test (000101):
FuncCode is not important for this operation.
# time = 100, instCode=000101, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=0, RegWrite=0, RegWrite2=0, memWrite=0,
# jump=0, jumpl=0, branch=0, branchnot=1, jumpreg=0, ALUOp=10
ORI Test (001101):
FuncCode is not important for this operation.
# time = 120, instCode=001101, funcCode=101010, memRead=0, memToReq=0,
# ALUSrc=1, RegDst=0, RegWrite=1, RegWrite2=0, memWrite=0,
# jump=0, jumpl=0, branch=0, branchnot=0, jumpreg=0, ALUOp=11
LUI Test (001111):
FuncCode is not important for this operation.
# time = 140, instCode=001111, funcCode=101010, memRead=1, memToReq=1,
# ALUSrc=0, RegDst=0, RegWrite=1, RegWrite2=0, memWrite=0,
# jump=0, jumpl=0, branch=0, branchnot=0, jumpreg=0, ALUOp=00
```

#### JR Test (000000/001000):

```
# time = 160, instCode=000000, funcCode=001000, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=0, RegWrite=0, RegWrite2=0, memWrite=0,
# jump=0, jumpl=0, branch=0, branchnot=0, jumpreg=1, ALU0p=00
#
```

Addn/Subn/Xorn/Andn/Orn Test (000000/fun code):

FuncCode is not important for this operation. It will be decided on ALU Control Module.

```
# time = 180, instCode=000000, funcCode=101010, memRead=0, memToReg=0,
# ALUSrc=0, RegDst=1, RegWrite=1, RegWrite2=1, memWrite=0,
# jump=0, jump1=0, branch=0, branchnot=0, jumpreg=0, ALU0p=00
#
```

#### **ALU Control Module**

ALU control unit testbench.v for this test.

This module takes **ALUOp(itype)** from Control Unit and **Function Code(funcCode)** (for r-type instructions) as input and gives ALU OP CODE as output.

ALU OP CODE:

- 000 AND
- 001 OR
- 010 ADD
- 011 XOR
- 110 SUB

FuncCode is not important if the itype is not 00 (Like lw, sw... instructions).

```
AND Test (000):

# time = 120, itype=00, funcCode=100100, ALU_OP_Code=000
#
```

```
OR Test (001):
# time = 40, itype=11, funcCode=100110, ALU OP Code=001
# time = 140, itype=00, funcCode=100101, ALU_OP_Code=001
ADD Test (010):
# time = 0, itype=01, funcCode=100110, ALU OP Code=010
# time = 60, itype=00, funcCode=100000, ALU OP Code=010
XOR Test (011):
# time = 100, itype=00, funcCode=100110, ALU OP Code=011
SUB Test (110):
# time = 20, itype=10, funcCode=100110, ALU OP Code=110
# time = 80, itype=00, funcCode=100010, ALU OP Code=110
```

## **Registers Module**

registers testbench.v for this test.

This module takes these as input:

- Readreg 1 is address of the first register to read.
- Readreg 2 is address of the second register to read.
- Writereg 1 is address of the first register to write.
- Writereg 2 is address of the second register to write.
- Writedata 1 is a 32-bit data to write.
- Writedata 2 is a 32-bit data to write.

- Regwrite\_1 is a signal which comes from control unit to allow writereg\_1.
- Regwrite 2 is a signal which comes from control unit to allow writereg 2.
- CLK is clock.

Register\_Data.mem file before the test. - First 8 register -

#### Test:

- \*Tests marked with red are dummy tests to set CLK as 0 to get positive edge for next test.
- \*\*Test 3 is stand for proving that data won't be written when Regwrite 1 and Regwrite 2 are 0.

```
# time = 40, Readreg_1=00000, readData_1=000000001101010110000000011111,
# Readreg 2=00001, readData 2=00011111111111111101100000001111, Writereg 1=00100, Writereg 2=00101,
# Regwrite l=1, Regwrite_2=1, CLK=1 TFST 1
         Readreg 1=00000, readData 1=00000000011010101100000000011111,
# Readreg 2=00001, readData 2=0001111111111111111011000000001111, Writereg 1=00100, Writereg 2=00101.
                                      Regwrite 1=1. Regwrite_z=1, CLK=0
# time = 100, Readreg 1=00010, readData 1=011111110000000000111111100000111,
# Readreg_2=00011, readData_2=111111111111111111100000000011, Writereg_1=00110, Writereg_2=00111,
# Regwrite_1=1, Regwrite_2=1, CLK=1TEST 2
# Regwrite l=1. Regrmite_z=1, CLK=0
# time = 140, Readreg_1=00000, readData_1=00000000011010101100000000011111,
# Readreg 2=00000, readData 2=0000000001101010100000000011111, Writereg 1=00110, Writereg 2=00111,
# Writedata 1=0000000000000000000001111100111, Writedata 2000000000000000000001111100111,
# Regwrite_1=0, Regwrite_2=0, CLK=1 TEST 3
```

Register Data Out.mem after the test:

```
// memory data file (do not edit the following line - required for
2
     // instance=/registers testbench/test/regs
3
     // format=bin addressradix=h dataradix=b version=1.0 wordsperline=
4
     00000000011010101100000000011111
     00011111111111111011000000001111
5
                                      TEST 1 - Write data 1
6
     011111100000000000111111100000111
                                      TEST 1 - Write data 2
    11111111111111111111000000000011
7
                                      TEST 2 - Write data 1
    8
                                      TEST 2 - Write data 2
9
    10
    000000000000000000000000000110000
11
    12
     13
```

## **Data Memory Module**

data\_memory\_testbench.v for this test.

(\*) Size of data memory set to 128 byte(32 word). Because otherwise compile time was taking very long time. (A friend asked to T.A via e-mail.) But still module behave as 18bit addressed.

This module takes these as input:

- Address is address of the word at memory (18 bit).
- Writedata is 32 bit word for writing to memory.
- Memwrite is a signal to allow memory writing.
- Memread is a signal to allow memory reading.
- CLK is clock.

Data Memory.mem file before the test. - First 8 word / 32 byte-

```
00000000
               Will be
2
      00000001
      00110011 read at
3
 4
     10010101
      00000000
5
     00000001 Will be read
 6
     00101000 at TEST 2
7
     10101010
8
      00000000
9
     ooooooo Will be written
10
11
     00000000
               at TEST 3
     00000000
12
     000000000
13
     00000000 Will be written
14
     00000000
15
               at TEST 4
16
      00000000
     00000000
17
18
     00000000
19
     00000000
20
     00000000
21
    00000000
22
    00000000
23
     00000000
24
     00000000
25
     00000000
26
     00000000
27
     00000000
28
     00000000
29
    00000000
30
     00000000
31
     00000000
32
    00000000
33 00000000
```

#### Test:

- \*Test1 and Test2 for showing read data is working.
- \*\*Test 3 and Test 4 for showing write data is working. Read data outputs didn't change because readdata input was 0 at Test 3 and Test 4.

Data Memory Out.mem after the test:

```
// memory data file (do no
     // instance=/data memory t
 3
     // format=bin addressradix
     00000000
 5
     00000001
 6
     00110011
 7
     10010101
    00000000
 9
    00000001
    00101000
10
11
    10101010
12
    00000000
Written at
14 00000111 Test 3
15 11111111
16 00000000
17 00000000 Written at
18 00000010 Test 4
19 10111010
20 00000000
21 00000000
22 00000000
```

## **Instruction Memory Module**

instruction\_memory\_testbench.v for this test.

- (\*) Size of data memory set to 16 word. Because otherwise compile time was taking very long time. (A friend asked to T.A via e-mail.) This module takes these as input:
  - progC is program counter.
  - CLK is clock.

instructions.mem file before the test.

```
0000000001101010110000000000111111
  000111111111111111011000000001111
2
               Will be
  01111110000000000011111100000111
  111111111111111111111000000000011
               read
  6
7
  Will be
  8
              read at test
9
  10
11
  12
  13
  14
15
  # time = 40, PC= 0, instruction=00000000011010101010000000011111
```