

NVDLA on PetaLinux 2024.1

Correctness, latency, throughput, and monitored energy at a glance

100 / 100

LeNet stability

One boot; no module reload or PL reset

246 / 246

ResNet-50 hardware layers

Exact match to source-built nv_small VP golden

1.30x

ResNet-50 execution speedup

507.7 ms NVDLA vs 661.8 ms CPU

-27.7%

ResNet-50 active energy

1.781 J NVDLA vs 2.463 J CPU

-77.6%

ResNet-50 incremental energy

0.134 J NVDLA vs 0.597 J CPU

40

Selected benchmark sessions

Eight balanced cohorts; five fresh boots each

Comparison boundary: deployed-system comparison of nv_small NVDLA INT8 against ONNX Runtime FP32 on four Cortex-A53 cores. Power is the sum of monitored PS and PL rails, not external 12 V board input.

Correctness before performance

Layered acceptance

OK

Pinned inputs

OK

ABI and build

OK

Verified nv_small
VP

OK

Driver probe

OK

GEM mapping

OK

IRQ + engine
completion

OK

Exact tensor +
repeat

LeNet / MNIST

Fast repeat oracle

INPUT
1 x 1 x 28 x 28LOADABLE
0.446 MBHARDWARE LAYERS
10ENGINE MIX
4 Conv / 4 SDP / 2 PDPVP
Exact outputBOARD
Exact; 100/100 repeats

Output: 0 2 0 0 0 0 0 124 0 0

ResNet-50

Large multi-engine graph


INPUT
1 x 3 x 224 x 224LOADABLE
25.77 MBHARDWARE LAYERS
246ENGINE MIX
114 Conv / 130 SDP / 2 PDPVP
246/246; golden establishedBOARD
246/246; exact hash

Output: 1,000 signed values; SHA-256 842d34f...

Cold, warm, and loaded-context execution

● NVDLA INT8

● ARM CPU FP32, 4 threads

**6.28x**

LeNet cold

9.78x

LeNet warm

0.53x

LeNet loaded

3.67x

ResNet cold

3.56x

ResNet warm

1.30x

ResNet loaded

What changes between LeNet and ResNet-50?

● NVDLA INT8

● ARM CPU FP32, 4 threads

Loaded-context throughput

LeNet



ResNet-50



Workload scale and operation mix

LeNet

0.446 MB loadable | 10 hardware layers



ResNet-50

25.77 MB loadable | 246 hardware layers




ResNet-50 has **24.6x** more hardware layers and a **57.8x** larger loadable. Its larger execution graph amortizes fixed submission and interrupt costs.

Monitored PS + PL rails during inference

● NVDLA INT8

● ARM CPU FP32, 4 threads



LeNet

+10.7%

active energy

-35.3% incremental

Active includes the complete monitored platform window; incremental subtracts driver-loaded idle.

ResNet-50


-27.7%

active energy

-77.6% incremental

Active includes the complete monitored platform window; incremental subtracts driver-loaded idle.

What was collected, and how to read it



Metric inventory

Correctness	Output hashes, exact tensors, engine sequence, IRQ deltas, repeat failures	Workload	Input shape, loadable/model size, HWL count, per-engine operation count
Latency	Cold deployment, warm deployment, loaded-context execution, runtime phases	Throughput	Images/s for every timing boundary; CPU/NVDLA latency ratios
Power	18 PS + PL rails, idle/active/incremental watts, integrated energy/inference	Environment	Kernel, binary hashes, clock, CPU affinity/frequency/governor, boot ID
Statistics	Raw samples, mean/median, spread, percentiles, retained outliers, bootstrap CI	Evidence	Serial, dmesg, runtime profiles, sensor samples, manifests, selection hashes

Interpret with: one ZCU102 and nv_small implementation; NVDLA INT8 versus CPU FP32; monitored rails rather than wall input; five independent boots per final cohort.