CMOS Gated J-K Master-Slave Flip-Flops

With Set-Reset Capability
High-Voltage Types (20-Volt Rating)

CD4095B Non-Inverting J and K Inputs
CD4096B Inverting and Non-Inverting J and K Inputs

The RCA-CD4095B and CD4096B are J-K Master-Slave Flip-Flops featuring separate AND gating of multiple J and K inputs. The gated J-K inputs control transfer of information into the master section during clocked operation. Information on the J-K inputs is transferred to the Q and \overline{Q} outputs on the positive edge of the clock pulse. SET and RESET inputs (active high) are provided for asynchronous operation.

The CD4095B and CD4096B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead ceramic flat package (K suffix), and in chip form (H suffix).

Features:

- 16 MHz toggle rate (typ.) at V_{DD} V_{SS} = 10 V
- Gated inputs
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package-temperature range: 1 V at V_{DD} = 5 V, 2 V at V_{DD} = 10 V, 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

■ Registers ■ Counters ■ Control circuits

TRUTH TABLES SYNCHRONOUS OPERATION (S=0 R=0)

Inputs Before Positive Clock Transition		Output Positive Trans	Clock		
J*	K*	a	ā		
0	0	No Ch	ange		
0	1	0	1		
1	0	1	0		
1	1	Toggies			

* For CD4095B For CD4096B J = J1 · J2 · J3 J = J1 · J2 · J3 K = K1 · K2 · K3 K = K1 · K2 · K3

ASYNCHRONOUS OPERATION (J and K - DON'T CARE)

S	R	a	ā
. 0	0	No (Change
0	1	0	1
1	0	1	0
1	1	0	0
0 - 1/-	1 - 1/		

0 = VSS, 1 = VDD

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltages referenced to VSS Terminal)0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T. = -40 to +60°C (PACKAGE TYPE E)
For T _A = +60 to +85°C (PACKAGE TYPE E)
For T _A = -55 to +100°C (PACKAGE TYPES D, F, K)
For T _A = +100 to +125°C (PACKAGE TYPES D, F, K) Derate Linearly at 12 mW/°C to 200 mW
FOT IA = 100 to 125°C (PACKAGE TIPLE TO ANGLETOR
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPES D, F, K, H55 to +125°C
PACKAGE TYPE E40 to +85°C
STORAGE TEMPERATURE RANGE (T _{stg})65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max +265°C
At distance 1/16 ± 1/32 then (1.59 ± 0.79 thm) from case to 10 3 max.




Fig. 1 - CD4096B Functional Diagram.




Fig.2 — Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	UNITS	
	(V)	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)		3	18	V
	5	400	-	
Data Setup Time, t _S	10	160	-	ns
	15	100	-	
	5	140		
Clock Pulse Width, tw	10	60	_	ns
	15	40	-	
	5		3.5	
Clock Input Frequency, fCL	10	dc	8	MHz
	15		12	
Clock Rise and Fall Time, t _F CL, t _f CL:	5 10 15	1 1	15 5 5	μs
	15	_	5	
	5	200	_	
Set or Reset Pulse Width, tw	10	100	_	ns
	15	50	-	

ORAIN-TO-SOURCE VOLTAGE (V_{DS})-V AMBIENT TEMPERATURE (T_A)-23-(-0) SOATE-10-SOURCE VOLTAGE (V_{DS})-V SOATE-10-SOURCE

Fig.4 — Typical output high (source) current characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS)-V

Fig.5 - Minimum output high (source) current characteristics.




Fig.6 - Typical propagation delay time vs. load capacitance.




Fig.7 – Typical transition time vs. load capacitance.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C) Values at -55, +25, +125 Apply to D, F, K, H Packages Values at -40, +25, +85 Apply to E Package				UNITS				
ISTIC	٧o	VIN	VDD				+25			וצוואטן		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	_	0,5	5	1	1	30	30		0.02	1		
Current,		0,10	10	2	2	60	60	-	0.02	2	1 .	
IDD Max.		0,15	15	4	4	120	120	-	0.02	4	μΑ	
	_	0,20	20	20	20	600	600	-	0.04	20		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2,4	34	6.8]]	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source)	2.5	0,5	5	-2	1.8	-1.3	-1.15	-1.6	-3.2	_		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
TOH WITH	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Voltage:		0,5	5		0	.05		,	0	0.05		
Low-Level, VOI Max.	_	0,10	10	0.05			-	0	0.05	v		
VOL Max.	-	0,15	15	0.05			-	0	0.05			
Output Voltage:		0,5	5	4.95				4.95	5		_	
High-Level,		0,10	10		9.95			9.95	10	-		
VOH Min.	-	0,15	15	14.95				14.95	15	-		
Input Low	0.5, 4.5	_	5		1	.5			-	1.5		
Voltage,	1, 9	_	10	3					3			
VIL Max. Input High Voltage, VIH Min.	1.5, 13.5	_	15	4			~		4			
	0.5, 4.5		5	3.5			3.5	_				
	1, 9		10	7			7	_				
	1.5, 13.5	-	15		1	1		11	_	_	1	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ	

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25 $^{\circ}$ C; Input $t_{r},\,t_{f}$ = 20 ns, C_L = 50 pF, R_L = 200 K Ω

CHARACTERISTIC	TEST CONDITIONS			LIMITS			
		QQV	- 1 - 1			ł	
		(V)	MIN.	TYP.	MAX.		
Propagation Delay Time: tpHL, tpLH		5	_	250	500		
Clock	Í	10	-	100	200	ĺ	
	·	15	<u> </u>	75	150		
		5	-	150	300	ns	
Set or Reset		10	l –	75	150	l	
	l	15		50	100	L	
		5	_	100	200		
Transition Time, t _{THL} , t _{TLH}		10	-	50	100	ns	
,	İ	15	-	40	80		
		5	3.5	7	-		
Maximum Clock Input Frequency, (fc1)*	}	10	8	16	_	MHz	
32	}	15	12	24	-	1	
		5	-	70	140		
Minimum Clock Pulse Width, tw	1	10	-	30	60	ns	
		15	_	20	40		
		5		-	15		
Clock Input Rise or Fall Time,		10	-	-	5	μs	
^t rcl ^{, t} rcf		15	-	-	5		
		5	_	100	200		
Minimum Set or Reset Pulse Width, tw	1	10	-	50	100	ns	
•		15	<u> </u>	25	50		
	 	5	-	200	400	T	
Minimum Data Setup Time, ts		10	ĺ –	80	160	ns	
. , ,		15	_	50	100		
Input Capacitance, CIN	Any Input	_		5	7,5	ρF	

^{*} t_r, t_f = 5 ns




Fig.11 - CD4095B and CD4096B logic diagram.




Fig.8 — Typical clock frequency vs. supply voltage (toggle mode-see Fig. 16).




Fig. 9 – Typical power dissipation vs. input clock frequency.




Fig. 10 — Propagation delay, transition, and setup-time waveforms.



Fig. 12 – Clock pulse rise and fall time waveforms.




Fig. 13 — Quiescent device current test circuit.




Fig. 14 - Input voltage test circuit.




Fig.15 - Input leakage current test circuit,




Fig.16 - CD4095B connected in toggle mode.




Fig.17 - CD4096B connected as a "D" type flip-flop.






Fig. 18 - Synchronous binary divide-by-ten counter.

DIMENSIONS AND PAD LAYOUT FOR CD4095B AND CD4096B



CD4095BH

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of —3 mils to +16 mils applicable to the nominal dimensions shown.




CD4096BH


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch})$.

TERMINAL ASSIGNMENTS

92CW - 24247R



CD4095B



CD4096B