

Data sheet acquired from Harris Semiconductor SCHS095B – Revised July 2003

# CMOS 8-Stage Presettable Synchronous Down Counters

High-Voltage Types (20-Volt Rating)

CD40102B — 2-Decade BCD Type CD40103B — 8-Bit Binary Type

CD40102B, and CD40103B consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The CD40102B is configured as two cascaded 4-bit BCD counters, and the CD40103B contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETECT (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period.

When the SYNCHRONOUS PRESET-ENA-BLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYN-CHRONOUS PRESET-ENABLE (APE) input is low, data at the JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs JO-J7 represent two 4-bit BCD words for the CD40102B and a single 8-bit binary word for the CD40103B. When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (9910 for the CD40102B and 255<sub>10</sub> for the CD40103B) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except CI/CE are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long.

This causes the CO/ZD output to go low to enable the clock on each succeeding clock pulse.

The CD40102B and CD40103B may be cascaded using the CI/CE input and the CO/ZD output, in either a synchronous or ripple mode as shown in Figs.21 and 22.

The CD40102B and CD40103B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD40103B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).

# CD40102B, CD40103B Types

#### Features:

- Synchronous or asynchronous preset
- Medium-speed operation: f<sub>CL</sub> = 3.6 MHz (typ.) @ V<sub>DD</sub> = 10 V
- Cascadable
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18·V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V<sub>DD</sub> = 5 V
   2 V at V<sub>DD</sub> = 10 V
   2.5 V at V<sub>DD</sub> = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

# SPE APE CT/CE CLR CLR JAM JO B-STAGE DOWN COUNTER CO/ZD CLOCK 92CS-288II CD40102B, CD40103B FUNCTIONAL DIAGRAM

#### Applications:

- Divide-by-"N" counters
- Programmable timers
- Interrupt timers
- Cycle/program counter

# RECOMMENDED OPERATING CONDITIONS AT TA = 25°C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

		LIN		
Characteristic	V <sub>DD</sub>	Min.	Max.	Units
Supply Voltage Range (At TA = Full Package- Temperature Range)		3	18	V
	5	300	_	
Clock Pulse Width, tW	10	180	_	ns
	15	80	_	
	5	320		
Clear Pulse Width, tw	10	160	_	ns
	15	100	_	
	5	360	_	
APE Pulse Width, tw	10	160	_	ns
	15	120	_	
	5	_	0.7	
Clock Input Frequency, fCL	10	_	1.8	MHz
and the second s	15	_	2.4	}
	5	_		
Clock Rise and Fall Time, trCL, trCL	10	-	15	μs
	15	_		İ
	5	280	_	
SPE Setup Time, tSU	10	140	-	ns
	15	100		<u> </u>
e de marcina.	5	200	Ī -	
Jam Setup Time, t <sub>SU</sub>	10	80	_	ns
	15	60		
	5	500	_	
CI/CE Setup Time, t <sub>SU</sub>	10	250	_	l ns
	15	150	_	"

MAXIMUM RATINGS, Absolute-Maximum Values:	•
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V	to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For TA = +100°C to +125°C	OC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)55	°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65	OC to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265°C

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONE	is	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	vo	VIN	VDD			, —			+25	,	ONITS
	(V)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	۱
IDD Max.	-	0,15	15	20	20	600	600	_	0.04	20	μΑ
	-	0,20	20	100	100	3000	3000	-	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	<u> </u>
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	-:	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
TOH WITH	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5		0	.05		_	0	0.05	
Low-Level, VOI Max.		0,10	10		0	.05		-	0	0.05	
AOF Max.	_	0,15	15	0.05				_	0	0.05	v
Output Voltage:		0,5	5.		4	.95		4.95	5	-	٧
High-Level,		0,10	10		9	.95		9.95	10	-	
VOH Min.		0,15	15		14	.95		14.95	15	_	
Input Low	0.5, 4.5	-	5		1	.5		_	_	1.5	
Voltage,	1, 9	_	10			3				3	
VIL Max.	1.5,13.5	-	15			4		-	_	4	
Input High	0.5, 4.5	1	5		3	3.5		3.5	_	_	٧
Voltage,	1, 9	_	10			7		7	_	_	
VIH Min.	1.5,13.5	-	15		1	11		11	7	-	
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ

Note 1: These parameters and limits also apply to the Synchronous Preset Mode should a Preset condition of JAM Zero on J<sub>O</sub> to J<sub>7</sub> exist.




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, C $_L$ = 50 pF, input t, t = 20 ns, R $_L$ = 200 k $\Omega$

Characteristic	Conditions VDD	_	Units		
	(V)	Min.	Тур.	Max.	1
Propagation Delay Time (tPHL, tPLH):	. 5	_	300	600	
Clock-to-Output (See Fig. 6) Note 1	10 15	<del>-</del>	130 95	260 190	
Carry In/Counter Enable-to-Output	5 10	-	200 90	400 180	i e a
	15		65	130	ns
Asynchronous Preset Enable-to-Output Note 1	5 10 15	- 	650 300 200	1300 600 400	
Clear-to-Output	5 10 15	<del>-</del> - -	375 180 100	750 360 200	
Transition Time (THL,TLH)	5 10 15	- - -	100 50 40	200 100 80	ns
Minimum Clock Pulse Width, (t <sub>W</sub> )	5 10 15	- - -	150 90 40	300 180 80	:
Minimum CLR Pulse Width (tw)	5 10 15	- 	160 80 50	320 160 100	-
Minimum APE Pulse Width (t <sub>W</sub> )	5 10 15		- 180 - 80 - 60	360 160 120	
Minimum APE Removal Time (t <sub>RM</sub> )	5 10 15		110 50 35	220 100 70	ns
Minimum SPE Set-Up Time (tSU)	5 10 15	·	140 70 50	280 140 100	
Minimum CI/CE Setup Time (t <sub>SU</sub> )	5 10 15		250 125 75	500 250 150	i San
Minimum JAM Set-Up Time (tsu) (Synchronous presetting)	5 10 15	- I	100 40 30	200 80 60	
Maximum Clock Input Frequency (f <sub>CL</sub> ) (See Fig. 7)	5 10 15	0.7 1.8 2.4	1.4 3.6 4.8	<del>-</del> -	MHz
Input Capacitance (CIN)			5	7.5	рF




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay time as a <u>func</u>tion of load capacitance (clock to CO/ZD).




Fig. 7 — Typical maximum clock input frequency as a function of supply voltage.




Fig. 8 — Typical dynamic power dissipation as a function of frequency.





Fig. 9 — Quiescent device current test circuit.

Fig. 10 - Input voltage test circuit. Fig. 11 - Input current test circuit.






Fig. 12 - Logic diagram for CD40102B.




Fig. 13 — Logic diagram for CD40103B.

#### TRUTH TABLE

С	ONTRO	L INPUT	'S	PRESET	ACTION			
CLR	APÉ	SPE	CI/CE	MODE	1 ACTION			
1	1	1	1		Inhibit counter			
1	1	1	0	Synchronous	Count down*			
1	1	0	×	* .	Preset on next positive clock transition			
1	0	Х	Х	Asynchronous	Preset asynchronously			
0	Х	Х	Х		Clear to maximum count			

- Notes: 1, 0 = Low level
  - 1 = High level
  - X = Don't care
- 2. Clock connected to clock input
- 3. Synchronous operation: changes occur on negative-topositive clock transitions
- JAM inputs: CD40102B BCD; MSD = J7,J6,J5,J4 (J7 is MSB) LSD = J3,J2,J1,J0 (J3 is MSB)

CD40103B Binary; MSB = J7, LSB = J0

<sup>\*</sup>At zero count, the counters will jump to the maximum count on the next clock transition to "High."




Fig. 14 — Detail logic diagram for flip-flops, FFO — FF7, used in logic diagrams for CD401028 and CD40103B.





Fig. 15 - Timing diagram for CD40102B and CD40103B.



CD40102B, CD40103B TERMINAL ASSIGNMENT




Fig.16 - Maximum clock frequency test circuit.




Fig. 19 - Programmable timer.




Fig.22 - Ripple cascading.




Fig.17 – Dynamic power dissipation test circuit (÷ 2 mode).




Fig.20 - Microprocessor interrupt timer.





Fig. 18 - Divide-by-"N" counter.




\* An output spike (160 ns @ V<sub>DD</sub> = 5 V) occurs whenever two or more devices are cascaded in the parallel-clocked mode because the clock-tocarry out delay is greater than the carry-in-tocarry out delay. This spike is eliminated by gating the output of the last device with the clock as shown.


Fig.21 - Synchronous cascading.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

#### Dimensions and pad layout for CD401028.

Dimensions and pad layout for CD40103B.









22-Jul-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40102BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD40102BE	Samples
CD40102BNSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40102B	Samples
CD40102BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0102B	Samples
CD40102BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0102B	Samples
CD40103BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD40103BE	Samples
CD40103BEE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD40103BE	Samples
CD40103BF	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	CD40103BF	Samples
CD40103BF3A	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	CD40103BF3A	Samples
CD40103BNSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40103B	Samples
CD40103BNSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40103B	Samples
CD40103BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0103B	Samples
CD40103BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0103B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





22-Jul-2020

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD40103B, CD40103B-MIL:

Catalog: CD40103B

Military: CD40103B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Dec-2019

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40102BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40102BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD40103BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 3-Dec-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40102BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD40102BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD40103BNSR	SO	NS	16	2000	367.0	367.0	38.0



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated