MILITARY INFORMATION


DISTINCTIVE CHARACTERISTICS

- SMD/DESC qualified
- 3- and 5-MHz selections available
- On-chip system controller; advanced cycle status information available for large system control
- Four vectored interrupts (one is non-maskable)
- On-chip clock generator (with external crystal, LC or R/C network)
- Serial-in/serial-out port
- Decimal, binary, and double-precision arithmetic
- Direct addressing capability to 64K bytes of memory
- 1.3 µs instruction cycle (8085A)
- 0.8 µs instruction cycle (8085A-2)
- 100% software-compatible with 8080A
- Single +5 V power supply


GENERAL DESCRIPTION

The 8085A is a new generation, complete 8-bit parallel central processing unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor. Specifically, the 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A. The 8085A-2 is a faster version of the 8085A. The 8085A is a 3-MHz CPU with 10% supply tolerances and lower power consumption.

The 8085A uses a multiplexed data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches of 8155H/56H memory products allow a direct interface with 8085A. The 8085A components, including various timing-compatible support chips, allow system speed optimization.



CONNECTION DIAGRAM Top View **DIPs**



CD005564


Note: Pin 1 is marked for orientation.

MILITARY ORDERING INFORMATION

Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of: a. Military Drawing Part Number b. Device Type

- c. Case Outline
- d. Lead Finish



8-Bit Microprocessor

Valid Combinations

Valid Combinations				
790100 1	QX			

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released valid combinations.

Group A Tests


Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

MILITARY ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations			
8085A	/BQA		
8085A-2			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
With Respect to Ground	0.5 to +7 V
Power Dissipation	1.5 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices	
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	5 V ±10%
Supply Current (ICC)	200 mA

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
v_{IL}	Input LOW Voltage	V _{CC} = 5 V ±10%	-0.5*		
V _{IH}	Input HIGH Voltage	V _{CC} = 5 V ±10%	2.2	V _{CC} + 0.5*	
V _{OL}	Output LOW Voltage	I _{OL} = 2 mA, V _{CC} = 5 V ± 10%	2.2	0.45	
Voн	Output HIGH Voltage	IOH = -400 μA, VO = 5 V ± 10%	526 March 1200 Control of	0.45	V
Icc	Power Supply Current	V _{CC} = 5.5 V (Note 1)	2.4	200	
I _{IL1}	Input Leakage, Except Pin 1	V _{CC} = 6 V, Y _{IN} = V _{CC} to 0 V			mA .
IIL2	Input Leakage, Pin 1	Voc = 5.6 V, V _{IN} = V _{CC} to 0 V		± 10	μΑ
ILO	Output Leakage	V _{CC} = 5.5 V, V _{OUT} = V _{CC} to .45 V		± 70	μΑ
VILR	Input LOW Level, RESET	V _{CC} = 5 V ±10%	0.5*	±10	μΑ
VIHB	Input HIGH Level, RESET	V _{CC} = 5 V ±10%	-0.5*	+ 0.8	V
V _{HY}	Hysteresis, RESET		2.4	V _{CC} + 0.5*	V
<u> </u>	riysteresis, neset	V _{CC} = 5 V ±10%	0.25	[V

^{*}Guaranteed by design; not tested.

Notes: 1. ICC is measured while running a functional pattern with no loads applied.

SWITCHING CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

		8085A (Note 2)		8085A-2 (Note 2)		Unit
Parameter Parameter Symbol Description		Min. Max. Min.		Min.	Max.	
ICYC	CLK Cycle Period	320	2000	200	2000	ns
t ₁	CLK LOW Time (Standard CLK Loading)	80		40		ns
t ₂	CLK HIGH Time (Standard CLK Loading)	120		70		ns
t _r , t _f	CLK Rise and Fall Time		30		30	ns
	X ₁ Rising to CLK Rising	20	120	20	100	ns
txkr	X ₁ Rising to CLK Falling	20	150	20	110	ns
t _{AC}	A ₈₋₁₅ Valid to Leading Edge of Control (Note 1)	270		115		ns
	A ₀₋₇ Valid to Leading Edge of Control	240		115		ns
tACL	A ₀₋₁₅ Valid to Valid Data In		575		350	ns
tad tafr	Address Float After Leading Edge of READ (INTA)		0		0	ns
tai	A ₈₋₁₅ Valid Before Trailing Edge of ALE (Note 1)	90		50		ns
tal	A ₀₋₇ Valid Before Trailing Edge of ALE	70	<u> </u>	50	1	ns
	READY Valid from Address Valid		220		100	ns
t _{ARY}	Address (A ₈₋₁₅) Valid After Control	120		60		ns
t _{CC}	Width of Control LOW (RD, WR, INTA) Edge of ALE	400		230		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50	1	25		ns
tow	Data Valid to Trailing Edge of WRITE	420	- P	230	ļ	ns
t _{HABE}	HLDA to Bus Enable		210		150	ns
thabethabe	Bus Float After HLDA		210		150	ns
thack	HLDA Valid to Trailing Edge of CLK	110		40		ns
tHDH	HOLD Hold Time	0		0		ns
thos	HOLD Setup Time to Trailing Edge of CLK	170		120		ns
tinh	INTR Hold Time	0		0		ns
tins	INTR, RST, and TRAP Setup Time to Falling Edge of CLK	160		150		ns
t _{LA}	Address Hold Time After ALE	100		50		ns
t _{LC}	Trailing Edge of ALE to tracing Fage of Control	130		60		ns
tLCK	ALE LOW During CLK HIGH	100		50		ns
tLDR	ALE to Valid Data During Read		460		270	ns
tLDW	ALE to Valid Data During Write		200		120	ns
†LL	ALE Width	140		80		ns
tLRY	ALE to READY Stable		110	↓	30	ns
trae	Trailing Edge of READ to Re-Enabling of Address	150		90		ns
tRD	READ (or INTA) to Valid Data		300		150	TIS
t _{RV}	Control Trailing Edge to Leading Edge of Next Control	400		220		пѕ
tRDH	Data Hold Time After READ INTA (Note 6)	0		0		ns
tRYH	READY Hold Time	0		0		ns
t _{RYS}	READY Setup Time to Leading Edge of CLK	110		100		ns
twD	Data Valid After Trailing Edge of WRITE	100		60		ns
twoL	LEADING Edge of WRITE to Data Valid		40		20	ns

Notes: 1. A₈ – A₁₅ address Specs apply to IO/M̄, S₀, and S₁, except A₈ – A₁₅ are undefined during T₄ – T₆ of OF cycle; whereas, IO/M̄, S₀, and S₁ are stable.

4. Output timings are measured with purely capacitive load.

^{2.} Test conditions: t_{CYC} = 320 ns (8085A)/200 ns (8085A-2); C_L = 100 pF, V_{CC} = 5 V ±10%, V_{IL} = .45 V, V_{IH} = 2.4 V; V_{OL} = .8 V, V_{OH} = 2.0 V.

^{3.} For all output timing where C_L = 150 pF use the following correction factors: 25 pF \leqslant C_L < 150 pF: -0.10 ns/pF 150 pF < C_L \leqslant 300 pF: +0.30 ns/pF

To calculate timing specifications at other values of t_{CYC} use Table 3 on page 3-191 of the MOS Microprocessors and Peripherals Data Book (Order #09067A)

^{6.} Data hold time is guaranteed under all loading conditions.

CHAPTER 6




General Information


T-90-20

PACKAGE OUTLINES*


Ceramic DIPs (CD) **CD 024**








Ceramic DIPs (CD) (Continued) CD 040




CDV040




T-90-20


Ceramic Sidebrazed DIPs (SD) SD 040




SD 048



Ceramic Leadless Chip Carriers (CL/CLV) CL 044



CLV044




T-90-20

CHAPTER 6
General Information

PACKAGE OUTLINES (Continued)

68-Pin Square Leadless Chip Carrier (CA2) CA2068



Ceramic Pin-Grid-Array Package (CG/CGX) CGX068

BOTTOM VIEW

