

ON Semiconductor®

# FQD2N60C / FQU2N60C


# N-Channel QFET<sup>®</sup> MOSFET 600 V, 1.9 A, 4.7 $\Omega$


#### **Features**


- 1.9 A, 600 V,  $R_{DS(on)}$  = 4.7  $\Omega$  (Max.) @  $V_{GS}$  = 10 V,  $I_D$  = 0.95 A
- Low Gate Charge (Typ. 8.5 nC)
- Low Crss (Typ. 4.3 pF)
- 100% Avalanche Tested
- · RoHS Compliant

#### **Description**

This N-Channel enhancement mode power MOSFET is produced using ON Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.







## **Absolute Maximum Ratings** T<sub>C</sub> = 25°C unless otherwise noted.

Symbol	Parameter		FQD2N60CTM / FQU2N60CTU	Unit
V <sub>DSS</sub>	Drain-Source Voltage		600	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		1.9	Α
	- Continuous (T <sub>C</sub> = 100°C)		1.14	Α
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	7.6	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	120	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)		1.9	Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)		4.4	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
$P_{D}$	Power Dissipation (T <sub>A</sub> = 25°C)*		2.5	W
	Power Dissipation (T <sub>C</sub> = 25°C)		44	W
	- Derate above 25°C		0.35	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

#### **Thermal Characteristics**

Symbol	Parameter	FQD2N60CTM / FQU2N60CTU	Unit	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	2.87		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (minimum pad of 2 oz copper), Max.	110	°C/W	
	Thermal Resistance, Junction-to-Ambient (* 1 in² pad of 2 oz copper), Max.	50		

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQD2N60C	FQD2N60CTM	D-PAK	330 mm	16 mm	2500 units
FQU2N60C	FQU2N60CTU	I-PAK	Tube	N/A	70 units

# $\label{eq:control} \textbf{Electrical Characteristics} \quad \textbf{T}_{C} = 25^{\circ} \text{C unless otherwise noted}.$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Cha	racteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.6		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V			1	μΑ
		V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	racteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.95 A		3.6	4.7	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 0.95 A		5.0		S
	c Characteristics			100	1 225	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		180	235	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		20	25	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			4.3	5.6	pF
Switchi	ng Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 300 \text{ V}, I_D = 2 \text{ A},$		9	28	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$		25	60	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			24	58	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4)		28	66	ns
$Q_g$	Total Gate Charge	V <sub>DS</sub> = 480 V, I <sub>D</sub> = 2 A,		8.5	12	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 10 V		1.3		nC
$Q_{gd}$	Gate-Drain Charge	(Note 4)		4.1		nC
Drain-S	ource Diode Characteristics ar	nd Maximum Ratings				
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				1.9	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				7.6	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.9 A			1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A,		230		ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> / dt = 100 A/μs		1.0		μС

<sup>1.</sup> Repetitive Rating: Pulse width limited by maximum junction temperature.

<sup>2.</sup> L = 56 mH, I<sub>AS</sub> = 2 A, V<sub>DD</sub> = 50 V, R<sub>G</sub> = 25  $\Omega$ , starting T<sub>J</sub> = 25°C.

<sup>3.</sup>  $I_{SD} \le 2$  A, di/dt  $\le 200$  A/ $\mu$ s,  $V_{DD} \le BV_{DSS,}$  starting  $T_J$  = 25°C.

<sup>4.</sup> Essentially independent of operating temperature.

# **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



### **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms





Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms




**Ļ** V<sup>DD</sup>

DUT + V<sub>DS</sub> V<sub>DS</sub>

Same Type as DUT

• dv/dt controlled by R<sub>G</sub>
• I<sub>SD</sub> controlled by pulse period

Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative