


# Interface Circuits Data Book

1987

Data Acquisition and Conversion, Display Drivers,  
Line Drivers/Receivers, Peripheral Drivers/Actuators,  
Memory Interface, Speech Synthesis





**General Information**

**1**

**Data Acquisition Circuits**

**2**

**Display Drivers**

**3**

**Line Drivers and Receivers**

**4**

**Peripheral Drivers/Actuators**

**5**

**Memory Interface Circuits**

**6**

**Speech Synthesis Circuits**

**7**

**Appendix A** Power Derating Curves

**A**

**Appendix B** Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

**Appendix C** Explanation of  
Logic Symbols

**C**



# **Interface Circuits Data Book**



**TEXAS  
INSTRUMENTS**

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before September 1986.

ISBN 0-89512-199-9

Copyright © 1987, Texas Instruments Incorporated

## INTRODUCTION

Texas Instruments offers a broad line of Interface and Speech Products serving analog signal conditioning/processing and interface applications that may require higher currents and/or higher voltages than can be achieved with conventional digital devices.

TI's Interface circuits represent technologies from classic bipolar through BIDFET, Advanced Low-Power Schottky (ALS), IMPACT™, LinCMOS™, and ADVANCED LinCMOS™ processes. The ALS and IMPACT™ oxide-isolated technologies provide the Interface family with improved speed-power characteristics. LinCMOS™ and ADVANCED LinCMOS™ technologies feature a step-function improvement in impedance, speed, power dissipation, and threshold stability.

TI's Interface products include such devices as data transmission circuits that tie computers and their associated peripherals together according to a set of industry (EIA) standards that prescribe line length, data rates, and propagation delays, among other things. With the recent growth of the flat panel display market, TI's high-voltage display drivers are providing cost-effective and reliable solutions to the AC-plasma, vacuum-fluorescent, and electroluminescent display markets. Analog-to-digital and digital-to-analog converters are offered as peripheral support chips in microprocessor-based systems and DSP (digital signal processing) related analog interfaces. TI's line of high-current motor/printhead and MOSFET drivers combine logic control and high current-drive capability on one IC.

During the last decade, TI has produced a wide range of speech-generating devices based on the technique of pitch-excited linear predictive coding (LPC). This technique extracts data from original recorded speech to define the control parameters for a mathematical model of the vocal tract. The speech generated from this model retains all the inflection and voice characteristics of the original spoken phrase while minimizing digitized data storage requirements; and it does not exhibit the robotic quality often associated with synthesis-by-rule systems.

This data book provides information on the following types of products:

- Analog Switches
- High-Current Actuators and Peripheral Drivers
- Switched-Capacitor General Purpose Filters
- A/D and D/A Converters
- High-Voltage Display Drivers
- IBM 360/370 I/O Line Drivers
- IEEE-488 (GPIB) Octal Bus Transceivers
- RS-422-A Line Drivers
- RS-422-A, RS-423-A, and RS-485 Line Receivers
- LPC10 and LPC12 Voice Synthesis Functions on a Chip
- One-Chip Speech System
- Auxiliary Speech Memories

These products cover the dynamic development of linear circuits from the classical operational amplifier to the high-performance A/D and D/A converters and speech-generating devices. New surface-mount packages (8 to 84 leads) include both ceramic and plastic chip carriers, and the small-outline (D) plastic packages that optimize board density with minimum impact on power-dissipation capability.

The Selection Guide includes a functional description of each product, and to assist the design engineer, the Guide is organized into sections containing information on key parameters and packaging. Ordering information and mechanical data are in Appendix B.

IMPACT™, LinCMOS™, and ADVANCED LinCMOS™ are trademarks of Texas Instruments Incorporated.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs. Details on TI's sockets are presented in Appendix B.

While this volume offers design and specification data only for Interface and Speech components, complete technical data for any TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated  
LITERATURE RESPONSE CENTER  
P. O. Box 809066  
DALLAS, TEXAS 75380-9066

We sincerely feel that you will discover the new 1987 *Interface Circuits Data Book* to be a significant addition to your collection of technical literature.

## **General Information**

**1**

**Alphanumeric Index  
Selection Guide**

## **Data Acquisition Circuits**

**2**

**Cross-Reference Guide  
Data Sheets**

## **Display Drivers**

**3**

**Data Sheets**

## **Line Drivers and Receivers**

**4**

**Cross-Reference Guide  
Data Sheets**

## **Peripheral Drivers/Actuators**

**5**

**Cross-Reference Guide  
Data Sheets**

## **Memory Interface Circuits**

**6**

**Data Sheets**

## **Speech Synthesis Circuits**

**7**

**Data Sheets**

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

**Ordering Instructions  
Mechanical Data  
IC Sockets**

**B**

## **Appendix C**

**Explanation of  
Logic Symbols**

**C**



## ALPHANUMERIC INDEX

DEVICE	PAGE NO.	DEVICE	PAGE NO.
ADC0803C	2-9	SN55188	4-391
ADC0803I	2-9	SN55189	4-397
ADC0804C	2-15	SN55189A	4-397
ADC0804I	2-15	SN5520	6-3
ADC0805C	2-9	SN5522	6-15
ADC0805I	2-9	SN55234	6-35
ADC0808	2-21	SN5524	6-25
ADC0808M	2-29	SN55325	6-45
ADC0809	2-21	SN55326	6-55
ADC0831A	2-37	SN55327	6-55
ADC0831B	2-37	SN55426B	3-3
ADC0832A	2-37	SN55427B	3-3
ADC0832B	2-37	SN55450B	5-81
ADC0834A	2-45	SN55451B	5-81
ADC0834B	2-45	SN55452B	5-81
ADC0838A	2-45	SN55453B	5-81
ADC0838B	2-45	SN55454B	5-81
AM26LS31C	4-5	SN55461	5-93
AM26LS31M	4-5	SN55462	5-93
AM26LS32AC	4-13	SN55463	5-93
AM26LS32AM	4-13	SN55464	5-93
AM26LS33AC	4-13	SN55471	5-109
AM26LS33AM	4-13	SN55472	5-109
AM26S10C	4-23	SN55473	5-109
AM26S10M	4-23	SN55474	5-109
AM26S11C	4-23	SN55500E	3-17
AM26S11M	4-23	SN55501E	3-29
DS3680	5-5	SN55551	3-79
L293	5-9	SN55552	3-79
L293D	5-13	SN55553	3-95
L298	5-17	SN55554	3-95
MC3446	4-31	SN55ALS192	4-481
MC3450	4-35	SN65176B	4-351
MC3452	4-35	SN65500E	3-23
MC3453	4-43	SN65501E	3-35
MC3486	4-47	SN65508	3-41
MC3487	4-53	SN65509	3-47
N8T26	4-57	SN65512B	3-53
PBL3717A	5-19	SN65513B	3-59
SN55107A	4-73	SN65518	3-71
SN55107B	4-73	SN65551	3-87
SN55108A	4-73	SN65552	3-87
SN55108B	4-73	SN65553	3-101
SN55109A	4-89	SN65554	3-101
SN55110A	4-89	SN65555	3-109
SN55113	4-101	SN65556	3-109
SN55114	4-113	SN65557	3-117
SN55115	4-121	SN65558	3-117
SN55116	4-131	SN65559	3-125
SN55117	4-131	SN65560	3-125
SN55118	4-131	SN65563	3-133
SN55119	4-131	SN65564	3-133
SN55121	4-143	SN65567	3-141
SN55122	4-147	SN65568	3-141
SN55138	4-181	SN75061	4-63
SN55150	4-205	SN75064	5-23
SN55152	4-223	SN75065	5-23
SN55154	4-237	SN75066	5-23
SN55157	4-255	SN75067	5-23
SN55158	4-261	SN75068	5-29
SN55182	4-377	SN75069	5-29
SN55183	4-385	SN75107A	4-73

## ALPHANUMERIC INDEX

DEVICE	PAGE NO.	DEVICE	PAGE NO.
SN75107B	4-73	SN75372	5-33
SN75108A	4-73	SN75374	5-43
SN75108B	4-73	SN75407	5-53
SN75109A	4-89	SN75408	5-53
SN75110A	4-89	SN75435	5-57
SN75111	4-97	SN75436	5-63
SN75112	4-89	SN75437A	5-63
SN75113	4-101	SN75438	5-63
SN75114	4-113	SN75440	5-69
SN75115	4-121	SN754410	5-153
SN75116	4-131	SN754411	5-159
SN75117	4-131	SN75446	5-75
SN75118	4-131	SN75447	5-75
SN75119	4-131	SN75448	5-75
SN75121	4-143	SN75449	5-75
SN75122	4-147	SN75451B	5-81
SN75123	4-153	SN75452B	5-81
SN75124	4-157	SN75453B	5-81
SN75125	4-163	SN75454B	5-81
SN75127	4-163	SN75461	5-93
SN75128	4-169	SN75462	5-93
SN75129	4-169	SN75463	5-93
SN75136	4-175	SN75465	5-101
SN75138	4-181	SN75466	5-101
SN75140	4-191	SN75467	5-101
SN75141	4-191	SN75468	5-101
SN75146	4-199	SN75469	5-101
SN75150	4-205	SN75471	5-109
SN751506	3-153	SN75472	5-109
SN751508	3-161	SN75473	5-109
SN75151	4-211	SN75476	5-117
SN751516	3-153	SN75477	5-117
SN751518	3-161	SN75478	5-117
SN75152	4-223	SN75479	5-117
SN75153	4-211	SN75491	3-7
SN75154	4-237	SN75491A	3-7
SN75155	4-245	SN75492	3-7
SN75157	4-255	SN75492A	3-7
SN75158	4-261	SN75494	3-15
SN75159	4-269	SN75500E	3-23
SN75160B	4-281	SN75501E	3-35
SN75161B	4-289	SN75508	3-41
SN75162B	4-289	SN75509	3-47
SN75163B	4-301	SN75512B	3-53
SN75164B	4-309	SN75513B	3-59
SN75172	4-319	SN75514	3-65
SN75173	4-327	SN75518	3-71
SN75174	4-335	SN75551	3-87
SN75175	4-343	SN75552	3-87
SN75176B	4-351	SN75553	3-101
SN75177B	4-361	SN75554	3-101
SN75178B	4-361	SN75555	3-109
SN75179B	4-371	SN75556	3-109
SN75182	4-377	SN75557	3-117
SN75183	4-385	SN75558	3-117
SN75188	4-391	SN75559	3-125
SN75189	4-397	SN75560	3-125
SN75189A	4-397	SN75563	3-133
SN75207	4-405	SN75564	3-133
SN75207B	4-405	SN75567	3-141
SN75208	4-405	SN75568	3-141
SN75208B	4-405	SN75581	3-149

# ALPHANUMERIC INDEX

DEVICE	PAGE NO.	DEVICE	PAGE NO.
SN75603 . . . . .	5-123	TLC10 . . . . .	2-123
SN75604 . . . . .	5-123	TLC1205AI . . . . .	2-181
SN75605 . . . . .	5-123	TLC1205BI . . . . .	2-181
SN75608 . . . . .	5-133	TLC1225AI . . . . .	2-181
SN75609 . . . . .	5-143	TLC1225BI . . . . .	2-181
SN75ALS126 . . . . .	4-413	TLC14 . . . . .	2-103
SN75ALS130 . . . . .	4-419	TLC1540I . . . . .	2-197
SN75ALS160 . . . . .	4-425	TLC1540M . . . . .	2-197
SN75ALS161 . . . . .	4-435	TLC1541I . . . . .	2-197
SN75ALS162 . . . . .	4-443	TLC1541M . . . . .	2-197
SN75ALS163 . . . . .	4-453	TLC20 . . . . .	2-123
SN75ALS164 . . . . .	4-461	TLC32040I . . . . .	2-271
SN75ALS165 . . . . .	4-471	TLC32040M . . . . .	2-271
SN75ALS192 . . . . .	4-481	TLC4016I . . . . .	2-205
SN75ALS193 . . . . .	4-489	TLC4016M . . . . .	2-205
SN75ALS194 . . . . .	4-501	TLC4066I . . . . .	2-213
SN75ALS195 . . . . .	4-511	TLC4066M . . . . .	2-213
TL0808 . . . . .	2-57	TLC532AI . . . . .	2-139
TL0809 . . . . .	2-57	TLC532AM . . . . .	2-139
TL182C . . . . .	2-65	TLC533AI . . . . .	2-139
TL182I . . . . .	2-65	TLC533AM . . . . .	2-139
TL182M . . . . .	2-65	TLC540I . . . . .	2-149
TL185C . . . . .	2-65	TLC540M . . . . .	2-149
TL185I . . . . .	2-65	TLC541I . . . . .	2-149
TL185M . . . . .	2-65	TLC541M . . . . .	2-149
TL188C . . . . .	2-65	TLC543I . . . . .	2-157
TL188I . . . . .	2-65	TLC543M . . . . .	2-157
TL188M . . . . .	2-65	TLC544I . . . . .	2-157
TL191C . . . . .	2-65	TLC544M . . . . .	2-157
TL191I . . . . .	2-65	TLC545I . . . . .	2-165
TL191M . . . . .	2-65	TLC545M . . . . .	2-165
TL376C . . . . .	5-165	TLC546I . . . . .	2-165
TL4810B . . . . .	3-171	TLC546M . . . . .	2-165
TL4810BI . . . . .	3-171	TLC548C . . . . .	2-173
TL500C . . . . .	2-71	TLC548I . . . . .	2-173
TL501C . . . . .	2-71	TLC548M . . . . .	2-173
TL502C . . . . .	2-71	TLC549C . . . . .	2-173
TL503C . . . . .	2-71	TLC549I . . . . .	2-173
TL505C . . . . .	2-85	TLC549M . . . . .	2-173
TL507C . . . . .	2-91	TLC7135 . . . . .	2-221
TL507I . . . . .	2-91	TLC7136C . . . . .	2-233
TL5812 . . . . .	3-177	TLC7524C . . . . .	2-243
TL5812I . . . . .	3-177	TLC7524I . . . . .	2-243
TL601C . . . . .	2-97	TLC7528C . . . . .	2-251
TL601I . . . . .	2-97	TLC7528I . . . . .	2-251
TL601M . . . . .	2-97	TLC7533 . . . . .	2-263
TL604C . . . . .	2-97	TSP50C40A . . . . .	7-3
TL604I . . . . .	2-97	TSP50C50 . . . . .	7-7
TL604M . . . . .	2-97	TSP5110A . . . . .	7-11
TL607C . . . . .	2-97	TSP5220C . . . . .	7-15
TL607I . . . . .	2-97	TSP60C20 . . . . .	7-19
TL607M . . . . .	2-97	TSP6100 . . . . .	7-23
TL610C . . . . .	2-97	UA9636AC . . . . .	4-523
TL610I . . . . .	2-97	UA9637AC . . . . .	4-529
TL610M . . . . .	2-97	UA9637AM . . . . .	4-529
TLC04 . . . . .	2-103	UA9638C . . . . .	4-535
TLC0820AC . . . . .	2-113	UA9639C . . . . .	4-539
TLC0820AI . . . . .	2-113	UCN4810A . . . . .	3-183
TLC0820AM . . . . .	2-113	UDN2841 . . . . .	5-169
TLC0820BC . . . . .	2-113	UDN2845 . . . . .	5-169
TLC0820BI . . . . .	2-113	ULN2001A . . . . .	5-173
TLC0820BM . . . . .	2-113	ULN2002A . . . . .	5-173

## ALPHANUMERIC INDEX

DEVICE	PAGE NO.
ULN2003A .....	5-173
ULN2004A .....	5-173
ULN2005A .....	5-173
ULN2064 .....	5-181
ULN2065 .....	5-181
ULN2066 .....	5-181
ULN2067 .....	5-181
ULN2068 .....	5-187
ULN2069 .....	5-187
ULN2074 .....	5-193
ULN2075 .....	5-193

# SELECTION GUIDE DATA ACQUISITION CIRCUITS

## Single-Slope and Dual-Slope A/D Converters

RESOLUTION	CONVERSION SPEED (ms)	FUNCTION	TYPE	PACKAGE	PAGE
4 1/2 Bits	80	Dual-Slope Analog Processors	TL500	J	2-71
8-10 Bits			TL501		2-71
4 1/2 Digits	80	Digital Processors with Seven-Segment Outputs	TL502	N	2-71
4 1/2 Digits		Digital Processors with BCD Outputs	TL503		2-71
10-Bits	50	Dual-Slope Analog	TL505		2-85
7-Bits	1	Pulse-Width Modulator for Single-Slope Converter	TL507	P	2-91
4 1/2 Digits	34	Dual-Slope ADC with BCD Output	TLC7135	N	2-221
3 1/2 Digits	333	Dual-Slope ADC with LCD Drivers	TLC7136		2-233

## D/A Converters (5 to 15 Volts)

RESOLUTION	FUNCTION	TYPE	SETTLING TIME	PACKAGE	PAGE
8 Bits	Single Multiplying DAC	TLC7524		D,N	2-243
8 Bits	Dual Multiplying DAC	TLC7528	100 ns	N	2-251
10 Bits	Single Multiplying DAC	TLC7533	150 ns		2-263

# SELECTION GUIDE

## DATA ACQUISITION CIRCUITS

### General Information

#### Successive-Approximation A/D Converters

ADDRESS AND DATA I/O FORMAT	CONVERSION SPEED <sup>†</sup> (μs)	SIGNAL INPUTS		UNADJUSTED ERROR (MAX) ± LSB	TYPE	RESOLUTION BITS	POWER DISSIPATION (TYP)	PACKAGE	PAGE
		ANALOG DEDICATED	ANALOG DIGITAL <sup>‡</sup>						
PARALLEL	100	1 <sup>§</sup>	0	0.5	ADC0803	8	10 mW	N	2-9
				1.0	ADC0804				2-15
				0.75	ADC0805				2-9
				0.75	ADC0808				FN,N 2-21
		8	0.5	1.25	ADC0808M		0.5 mW	FN,N	2-29
				0.75	ADC0809				2-21
				1.25	TL0808				2-57
				1.25	TL0809				2-57
	1	1	6	1.0	TLC0820A	12 Plus Sign	35 mW	FN,N FK,J	2-113
		15		1.0	TLC0820B				2-139
		30		0.5	TLC532A				2-139
		15		0.5	TLC533A				2-181
		30		1.0	TLC1205A				2-181
		10	1 <sup>§</sup>	0.5	TLC1205B				2-181
		10		1.0	TLC1225A				2-181
SERIAL	84	1 <sup>§</sup>	0	0.5	TLC1225B	8	25 mW	N,J	2-181
				1.0	ADC0831A				2-37
				0.5	ADC0831B				2-37
				1.0	ADC0832A				2-37
		2 <sup>§</sup>	0.5	0.5	ADC0832B				2-37
				1.0	ADC0834A				N 2-45
				0.5	ADC0834B				2-45
				1.0	ADC0838A				2-45
		4 <sup>§</sup>	0.5	1.0	ADC0838B				FN,N 2-45
				1.0	TLC540				2-149
				0.5	TLC541				2-149
				1.0	TLC543				D,N 2-157
	25	8	0	0.5	TLC544	10	6 mW	FN,N D,P	2-157
				1.0	TLC545				2-165
				0.5	TLC546				2-165
				1.0	TLC548				2-173
		11	0.5	0.5	TLC549				2-197
				1.0	TLC1540				2-197
				1.0	TLC1541				2-197
				#	TLC32040				N 2-271

<sup>†</sup> Includes access time.

<sup>‡</sup> Analog/digital inputs can be used either as digital logic inputs or inputs for analog to digital conversion. For example: The TLC532/3A can have 11 analog inputs, 5 analog inputs and 6 digital inputs, or any combination in between.

<sup>§</sup> Differential Input.

<sup>¶</sup> The TLC32040 has two differential inputs for the 14 bit A/D and a serial port input for the 14 bit D/A.

<sup>\*\*</sup> The A/D conversion accuracy for this device is measured in terms of signal-to-quantization distortion and also in LSB over certain converter ranges. Please refer to the data sheet.

# SELECTION GUIDE DATA ACQUISITION CIRCUITS

## Analog Switches and Multiplexers

FUNCTION	TYPICAL IMPEDANCE (OHM)	VOLTAGE RANGE (V)	POWER SUPPLIES (V)	TYPE	PACKAGE	PAGE
TWIN SPDT	100	$\pm 10$	$\pm 15$	TL182	N	2-65
	150			TL185		2-65
DUAL SPST	100			TL188		2-65
TWIN DUAL SPST	150			TL191		2-65
SPDT	100	$-17$ to $+25$	$\pm 25$	TL601	P	2-97
DUAL SPDT				TL604		2-97
SPST WITH ENABLE	100			TL607		2-97
SPST WITH LOGIC INPUTS	80			TL610		2-97
QUAD BILATERAL	50	2 to 12	12	TLCA016	N,D,J	2-205
ANALOG SWITCH	30			TLCA066		2-213

## Switched-Capacitor Filter ICs

FUNCTION	FILTER ORDER	POWER SUPPLIES (V)	TYPE	PACKAGE	PAGE
DUAL FILTER, GENERAL PURPOSE	2	$\pm 4$ to $\pm 5$	TLClO	FN,N	2-123
			TLCl20		2-123
LOW PASS, BUTTERWORTH	4	$\pm 2.5$ to $\pm 6$	TLCl04	D,P	2-103
			TLCl4		2-103

# SELECTION GUIDE DISPLAY DRIVERS

## General Information

### Electroluminescent Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE		
ROW DRIVER	32	CMOS	VCC1 (logic) = 10.8 V to 15 V	<ul style="list-style-type: none"> <li>• 225-V open-drain DMOS outputs</li> <li>• Serial-in, parallel-out architecture</li> <li>• 50-mA current sink output capability</li> <li>• Extremely low steady state power consumption</li> <li>• Left side (SNXX551) and right side (SNXX552) drivers enhance circuit layout</li> </ul>	SN55551	FD	3-79		
					SN65551	FN,N	3-87		
					SN75551				
					SN55552	FD	3-79		
					SN65552	FN,N	3-87		
	34			<ul style="list-style-type: none"> <li>• Monolithic BIDFET integrated circuits</li> <li>• Very low steady-state power consumption</li> <li>• 300-mA output capability</li> <li>• High-voltage open-collector N-P-N outputs</li> <li>• 225-V totem-pole BIDFET output structures</li> <li>• 70-mA output capability</li> <li>• Very low steady-state power consumption</li> <li>• 3-State capabilities</li> <li>• Selectable Open-Source or Open-Drain output</li> </ul>	SN65557	FN	3-117		
					SN75557		3-117		
					SN65558		3-133		
					SN75558		3-133		
					SN65563				
COLUMN DRIVERS	32	CMOS	VCC1 (logic) = 10.8 V to 15 V	<ul style="list-style-type: none"> <li>• 60-V totem-pole BIDFET output structures</li> <li>• Serial-in, parallel-out architecture</li> <li>• 15-mA sink or source output capability</li> <li>• Top (SNXX553) and bottom (SNXX554) drivers enhance circuit layout</li> </ul>	SN55553	FD	3-95		
					SN65553	FN,N	3-101		
					SN75553				
					SN55554	FD	3-95		
					SN65554	FN	3-101		
				<ul style="list-style-type: none"> <li>• 90-V output voltage swing capability</li> <li>• 15-mA output source and sink current capability</li> <li>• High-speed serially-shifted data input</li> <li>• Totem-pole outputs</li> <li>• Latches on all driver outputs</li> </ul>	SN75554				
					SN65555	FN,N	3-109		
					SN75555				
					SN65556	FN,N	3-109		
					SN75556				
	32	CMOS	VCC1 (logic) = 4.5 V to 5.5 V	<ul style="list-style-type: none"> <li>• Energy recovery system compatible</li> <li>• 80-V totem-pole BIDFET output structures</li> <li>• Serial-in, parallel-out architecture</li> <li>• 15-mA sink or source output capability</li> <li>• Top (SNXX559) and bottom (SNXX560) drivers enhance circuit layout</li> </ul>	SN65559	FN,N	3-125		
					SN75559				
					SN65560	FN,N	3-125		
					SN75560				
					SN65567	FN	3-141		
	34	CMOS	VCC1 (logic) = 4.5 V to 5.5 V	<ul style="list-style-type: none"> <li>• Energy recovery system compatible</li> <li>• 4.5-V to 5.5-V VCC1 operation at 5 MHz</li> <li>• Two Parallel high-speed 16-bit shift registers</li> <li>• 60-V totem-pole BIDFET output structures</li> <li>• 15-mA sink or source output capability</li> <li>• Top (SNXX567) and bottom (SNXX568) drivers enhance circuit layout</li> </ul>	SN75567				
					SN65568	FN	3-141		

## LED Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
SEGMENT DRIVERS	4		10 V	<ul style="list-style-type: none"> <li>• 50-mA source/sink capability</li> </ul>	SN75491		3-7
			20 V				
DIGIT DRIVERS	6	MOS	10 V	<ul style="list-style-type: none"> <li>• 250-mA sink capability</li> </ul>	SN75492	N	3-7
			20 V				
			Variable from 3.2 V to 8.8 V	<ul style="list-style-type: none"> <li>• 250-mA sink capability</li> <li>• Display blanking provisions</li> </ul>	SN75494		3-15

## Vacuum Fluorescent Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
ANODE, GRID DRIVERS SEGMENT OR DOT MATRIX FORMATS	12	TTL	VCC1 (logic) = 5 V to 15 V VCC2 (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• Serial-in, parallel-out architecture</li> <li>• 60-V totem-pole outputs</li> <li>• 25-mA current source output capability</li> <li>• On-board latches</li> </ul>	SN65512B SN75512B	DW,N	3-53
			VCC1 (logic) = 5 V to 15 V, VCC2, (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• All features same as SN65512B except</li> <li>• Shift register reset replaces latches</li> </ul>			
	32	CMOS, TTL	VCC1 (logic) = 5 V to 15 V, VCC2, VCC3, (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• All features same as SN65512B except</li> <li>• 125-V totem-pole output</li> </ul>	SN75514	DW,N	3-65
			VCC1 (logic) = 5 V to 15 V, VCC2, (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• All features same as SN65512B except</li> <li>• 32 bits for large format displays</li> </ul>			
	10	CMOS, TTL	VCC1 (logic) = 5 V to 15 V VCC2 (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• Serial-in, parallel-out architecture</li> <li>• 60-V totem-pole outputs</li> <li>• 40-mA current source output capability</li> <li>• Second source to Sprague UCN-4810A</li> </ul>	UCN4810A	N	3-183
			VCC1 (logic) = 5 V to 15 V VCC2 (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• Serial-in, parallel-out architecture</li> <li>• 60-V totem-pole outputs</li> <li>• 40-mA current source output capability</li> <li>• Improved direct replacement for UCN4810A and TL4810A</li> </ul>			
	10	CMOS	VCC1 (logic) = 5 V to 15 V VCC2 (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• 70-V output voltage swing capability</li> <li>• Drives up to 20 lines</li> <li>• Direct replacement for Sprague UCN5812A</li> </ul>	TL4810B TL4810BI	DW,N	3-171
			VCC1 (logic) = 5 V to 15 V VCC2 (display) = 0 V to 60 V	<ul style="list-style-type: none"> <li>• 70-V output voltage swing capability</li> <li>• Drives up to 20 lines</li> <li>• Direct replacement for Sprague UCN5812A</li> </ul>			

# SELECTION GUIDE DISPLAY DRIVERS

## General Information

### DC Plasma Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
ROW DRIVERS	32	CMOS	VCC (logic) = 4 V to 6 V	<ul style="list-style-type: none"> <li>180-V open drain parallel output</li> <li>220-mA parallel output sink current</li> <li>Left side (SN751506) and right side (SN751516) drivers enhance circuit layout</li> </ul>	SN751506 SN751516	FT	3-153
COLUMN DRIVERS			VCC (logic) = 4.5 V to 5.5 V	<ul style="list-style-type: none"> <li>-120-V open collector P-N-P parallel outputs</li> <li>Two parallel high-speed 16-bit shift registers</li> <li>Latches on all driver outputs</li> <li>Top (SN751508) and bottom (SN751518) drivers enhance circuit layout</li> </ul>	SN751508 SN751518		
ANODE DRIVERS	7	TTL	VCC+ = 4.5 V to 5.5 V VCC- = -10.8 V to -13.2 V	<ul style="list-style-type: none"> <li>Serial-in, parallel-out architecture</li> <li>100-V output capability</li> <li>Alternative driver for VF</li> </ul>	SN75581	J,N	3-149

### AC Plasma Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE	
AXIS DRIVERS	4	CMOS	VCC1 (logic) = 10 V to 14 V VCC2 (display) = 40 V to 90 V	<ul style="list-style-type: none"> <li>Independent addressing of each gate for serial and parallel applications</li> <li>High input impedance 1 MΩ typically</li> <li>30-mA integral clamp diodes on outputs</li> <li>Switches 70 V in 1.2 μs</li> <li>3-input AND function (SN55426B) NAND function (SN55427B)</li> </ul>	SN55426B	J	3-3	
			VCC1 (logic) = 10.8 V to 13.2 V VCC2 (display) = 0 V to 100 V	<ul style="list-style-type: none"> <li>High-speed serial-in, parallel-out architecture (MHz)</li> <li>Fast output transitions (&lt; 150 ns)</li> <li>25-mA output current capability</li> <li>X-axis driver (SNXX500)</li> <li>Y-axis driver (SNXX501)</li> <li>Military temperature packages available (SN55500, SN55501)</li> </ul>	SN55427B			
	32 32 × 1		VCC1 (logic) = 7.65 V to 9.35 V VCC2 (display) = VCC1 to 90 V	<ul style="list-style-type: none"> <li>High-speed serial-in, parallel-out</li> <li>X-axis driver (SNCC508)</li> <li>Y-axis driver (SNXX508)</li> </ul>	SN65508 SN75508	FN	3-41	
			VCC1 (logic) = 8 V to 11.4 V VCC2 (display) = VCC1 to 90 V	<ul style="list-style-type: none"> <li>High-speed serial-in, parallel-out</li> <li>X-axis driver (SNCC509)</li> <li>Y-axis driver (SNXX509)</li> </ul>	SN65509 SN75509			

**SELECTION GUIDE  
LINE DRIVERS AND RECEIVERS**

**Line Drivers**

APPLICATION	OUTPUT	DRIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER
EIA STANDARD RS-422-A	DIFFERENTIAL	2	SN55158	JG	4-261
			SN75158	D,JG,P	
			SN75159	D,J,N	4-269
			uA9638	D,JG,P	4-535
		4	AM26LS31	D,FK,J,N	4-5
			MC3487	D,J,N	4-53
			SN75151	DW,J,N	
			SN75153	J,N	4-211
			SN75172	J,N	4-319
			SN75174	J,N	4-335
EIA STANDARD RS-485	DIFFERENTIAL	4	SN55ALS192	J,FK	4-481
			SN75ALS192	D,J,N	
			SN75ALS194	D,J,N	4-501
EIA STANDARD RS-423-A	SINGLE-ENDED	2	SN75172	J,N	4-319
			SN75174	J,N	4-335
EIA STANDARD RS-232-C	SINGLE-ENDED	2	uA9636A	D,JG,P	4-523
			SN55150	JG,FK	4-205
		4	SN75150	D,JG,P	
			uA9636A	D,JG,P	4-523
			SN55188	J,FK	
			SN75188	D,J	4-391
IBM 360/370	SINGLE-ENDED	2	SN75123	D,J,N	4-153
			SN75ALS126	D,J,N	4-413
		4	SN75ALS130	D,J,N	4-419
GENERAL PURPOSE	SINGLE-ENDED	2	SN55121	FK,J	
			SN75121	D,J,N	4-143
GENERAL PURPOSE	DIFFERENTIAL	2	MC3453	D,J,N	4-43
			SN55109A	FK,J	
			SN75109A	D,J,N	4-89
			SN55110A	FK,J	
			SN75110A	D,J,N	
			SN75111	D,J,N	4-97
			SN75112	D,J,N	4-89
			SN55113	FK,J	
			SN75113	D,J,N	4-101
			SN55114	FK,J	
			SN75114	D,J,N	4-113
			SN55183	FK,J	
			SN75183	D,J,N	4-385

# SELECTION GUIDE LINE DRIVERS AND RECEIVERS

## Line Receivers

APPLICATION	OUTPUT	RECEIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER
EIA STANDARD RS-422-A	DIFFERENTIAL	2	SN75146	D,JG,P	4-199
			SN55157	JG	4-255
			SN75157	D,JG,P	4-255
			uA9637A	D,JG,P	4-529
			uA9639	D,JG,P	4-539
		4	AM26LS32A	D,FK,J,N	4-13
			MC3486	D,J,N	4-47
			SN75173	D,J,N	4-327
			SN75175	D,J,N	4-343
		4	SN75ALS193	J	4-489
			SN75ALS195	J	4-511
			SN75173	D,J,N	4-327
EIA STANDARD RS-485	DIFFERENTIAL	4	SN75175	D,J,N	4-343
EIA STANDARD RS-423-A	SINGLE-ENDED	2	SN75146	D,JG,P	4-199
			SN75157	D,JG,P	4-255
			uA9637A	D,JG,P	4-529
			uA9639	D,JG,P	4-539
		4	AM26LS32A	D,FK,J,N	4-13
			MC3486	D,J,N	4-47
			SN75173	D,J,N	4-327
			SN75175	D,J,N	4-343
		4	SN75ALS193	J	4-489
			SN75ALS195	J	4-511
			SN55152	J,FK	4-223
EIA STANDARD RS-232-C	SINGLE-ENDED	2	SN75152	D,J,N	4-223
			SN55154	J,FK	4-237
		4	SN55154	D,J,N	
			SN55189	J,FK	4-397
			SN55189	D,J,N	
			SN55189A	J,FK	
			SN55189A	D,J,N	
		3	SN75124	D,J,N	4-157
			SN75125	D,J,N	4-163
			SN75127		
IBM 360/370	SINGLE-ENDED	7	SN75128		
			SN75129	DW,J,N	4-169
		8	SN55122	FK,J	4-147
			SN75122	D,J,N	
			SN75140	D,JG,P	4-191
GENERAL PURPOSE	SINGLE-ENDED	2	SN75141	D,JG,P	

**SELECTION GUIDE**  
**LINE DRIVERS AND RECEIVERS**

**Line Receivers (Continued)**

APPLICATION	OUTPUT	RECEIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER
GENERAL PURPOSE	DIFFERENTIAL	2	SN55107A	FK,J	4-73
			SN75107A	D,J,N	
			SN55107B	FK,J	
			SN75107B	D,J,N	
			SN55108A	FK,J	
			SN75108A	D,J,N	
			SN55108B	FK,J	
			SN75108B	D,J,N	
			SN55115	FK,J	4-121
			SN75115	D,J,N	
		4	SN55182	FK,J	4-377
			SN75182	D,J,N	
			SN75207	D,J,N	4-405
			SN75207B	D,J,N	
			SN75208	D,J,N	
			SN75208B	D,J,N	
			AM26LS33A	D,FK,J,N	4-13
			MC3450	D,J,N	4-35
			MC3452	D,J,N	4-35

# SELECTION GUIDE

## LINE DRIVERS AND RECEIVERS

### Line Transceivers

APPLICATION	BUS I/O	TRANSCEIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER
EIA STANDARD RS-232-C	SINGLE-ENDED	1	SN75155	D,JG,P	4-245
EIA STANDARD RS-422-A AND EIA STANDARD RS-485	DIFFERENTIAL	1	SN65176B	D,JG,P	4-351
			SN75176B	D,JG,P	
			SN75177B	D,JG,P	4-361
			SN75178B	D,JG,P	
			SN75179B	D,JG,P	4-371
EIA STANDARD 488 GPIB	SINGLE-ENDED	4	MC3446	D,J,N	4-31
			SN75160B	DW,J,N	4-281
			SN75ALS160	DW,J,N	4-425
			SN75161B	DW,J,N	4-289
			SN75ALS161	DW,J,N	4-435
			SN75162B	DW,N	4-289
			SN75ALS162	DW,N	4-443
			SN75164B	DW,N	4-309
			SN75ALS164	DW,N	4-461
			SN75ALS165	DW,J,N	4-471
IEEE 802.3 1BASE5	DIFFERENTIAL	1	SN75061	DW,J,N	4-63
GENERAL PURPOSE	SINGLE-ENDED	4	AM26S10C	D,J,N	4-23
			AM26S11C	D,J,N	4-23
			N8T26	D,J,N	4-57
			SN75136	D,J,N	4-175
		8	SN55138	FK,J	4-181
			SN75138	D,J,N	
			SN75163B	DW,J,N	4-301
			SN75ALS163	DW,J,N	4-453
	DIFFERENTIAL	1	SN55116	FK,J	4-131
			SN75116	D,J,N	
			SN55117	FK,JG	
			SN75117	D,JG,P	
			SN55118	J,FK	
			SN75118	D,J,N	
			SN55119	FK,JG	
			SN75119	D,JG,P	

**SELECTION GUIDE  
PERIPHERAL DRIVERS/ACTUATORS**
**General Purpose Drivers and Actuators**

SWITCHING VOLTAGE MAX (V)	OFF-STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	TYPE	PKG	PAGE
20	30	300	2	NO	TTL	AND	20	SN55450B	FK,J	5-81
20	30	300	2	NO	TTL	AND	18	SN55451B	FK,JG	5-81
20	30	300	2	NO	TTL	NAND	25	SN55452B	FK,JG	5-81
20	30	300	2	NO	TTL	OR	18	SN55453B	FK,JG	5-81
20	30	300	2	NO	TTL	NOR	26	SN55454B	FK,JG	5-81
20	30	300	2	NO	TTL	AND	18	SN75451B	D,P	5-81
20	30	300	2	NO	TTL	NAND	25	SN75452B	D,P	5-81
20	30	300	2	NO	TTL	OR	18	SN75453B	D,P	5-81
20	30	300	2	NO	TTL	NOR	26	SN75454B	D,P	5-81
24	24	500	2	YES	TTL	MOS DRIVER	35	SN75372	D,P	5-33
24	24	500	4	YES	TTL	MOS DRIVER	35	SN75374	D,N	5-33
30	35	300	2	NO	TTL	AND	28	SN55461	FK,JG	5-93
30	35	300	2	NO	TTL	NAND	38	SN55462	FK,JG	5-93
30	35	300	2	NO	TTL	OR	28	SN55463	FK,JG	5-93
30	35	300	2	NO	TTL	NOR	35	SN55464	FK,JG	5-93
30	35	300	2	NO	TTL	AND	28	SN75461	D,P	5-93
30	35	300	2	NO	TTL	NAND	38	SN75462	D,P	5-93
30	35	300	2	NO	TTL	OR	28	SN75463	D,P	5-93
35	70	500	4	YES	TTL,CMOS	INVERT W ENAB	1050	SN75437A	NE	5-63
35	70	600	4	YES	TTL,CMOS	INVERT W ENAB	750	SN75435	NE	5-57
35	70	600	4	YES	CMOS,MOS,TTL	BUFFER W ENAB	1450	SN75440	NE	5-69
35	70	1000	4	YES	TTL,CMOS	INVERT W ENAB	1050	SN75438	NE	5-63
35	50	1250	4	YES	TTL	INVERT	500	SN75064	NE	5-23
35	50	1250	4	YES	MOS	INVERT	500	SN75066	NE	5-23
35	50	1250	4	YES	TTL,5 V MOS	INVERT	500	SN75068	NE	5-29
35	50	1500	4	NO	TTL,5 V MOS	INVERT	500	UDN2841	NE	5-169
35	50	1500	4	NO	TTL,5 V MOS	INVERT	500	UDN2845	NE	5-169
35	50	1250	4	YES	TTL	INVERT	500	ULN2064	NE	5-181
35	50	1250	4	YES	MOS	INVERT	500	ULN2066	NE	5-181
35	50	1250	4	YES	TTL,CMOS	INVERT	500	ULN2068	NE	5-187
35	50	1250	4	NO	TTL,CMOS	INVERT	500	ULN2074	NE	5-193
55	70	350	2	YES	TTL,CMOS	AND	300	SN75446	D,P	5-75
55	70	350	2	YES	TTL,CMOS	NAND	300	SN75447	D,P	5-75
55	70	350	2	YES	TTL,CMOS	OR	300	SN75448	D,P	5-75
55	70	350	2	YES	TTL,CMOS	NOR	300	SN75449	D,P	5-75
50	70	500	2	YES	TTL,CMOS	NAND	500	SN75407	D,P	5-53
50	70	500	2	YES	TTL,CMOS	OR	500	SN75408	D,P	5-53
50	70	500	4	YES	TTL,CMOS	INVERT W ENAB	1050	SN75436	NE	5-63
50	50	350	7	YES	TTL,CMOS,PMOS	INVERT	250	ULN2001A	D,N	5-173
50	50	350	7	YES	25 V PMOS	INVERT	250	ULN2002A	D,N	5-173
50	50	350	7	YES	TTL,CMOS	INVERT	250	ULN2003A	D,N	5-173
50	50	350	7	YES	15 V MOS	INVERT	250	ULN2004A	D,N	5-173
50	50	350	7	YES	TTL	INVERT	250	ULN2005A	D,N	5-173

# SELECTION GUIDE PERIPHERAL DRIVERS/ACTUATORS

## General Purpose Drivers and Actuators (Continued)

SWITCHING VOLTAGE MAX (V)	OFF-STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	TYPE	PKG	PAGE
50	80	1500	4	YES	TTL	INVERT	500	SN75065	NE	5-23
50	80	1500	4	YES	MOS	INVERT	500	SN75067	NE	5-23
50	80	1500	4	YES	TTL,5 V MOS	INVERT	500	SN75069	NE	5-29
50	80	1500	4	YES	TTL	INVERT	500	ULN2065	NE	5-181
50	80	1500	4	YES	MOS	INVERT	500	ULN2067	NE	5-181
50	80	1500	4	YES	TTL,5 V MOS	INVERT	500	ULN2069	NE	5-187
50	80	1500	4	NO	TTL,5 V MOS	INVERT	500	ULN2075	NE	5-193
55	70	300	2	NO	TTL	AND	28	SN55471	FK,JG	5-109
55	70	300	2	NO	TTL	NAND	38	SN55472	FK,JG	5-109
55	70	300	2	NO	TTL	OR	28	SN55473	FK,JG	5-109
55	70	300	2	NO	TTL	NOR	35	SN55474	FK,JG	5-109
55	70	300	2	NO	TTL	AND	28	SN75471	D,P	5-109
55	70	300	2	NO	TTL	NAND	38	SN75472	D,P	5-109
55	70	300	2	NO	TTL	OR	28	SN75473	D,P	5-109
55	70	300	2	YES	TTL,CMOS	AND	200	SN75476	D,P	5-117
55	70	300	2	YES	TTL,CMOS	NAND	200	SN75477	D,P	5-117
55	70	300	2	YES	TTL,CMOS	OR	200	SN75478	D,P	5-117
55	70	300	2	YES	TTL,CMOS	NOR	200	SN75479	D,P	5-117
60	60	100	4	YES	TTL,CMOS,MOS	TELECOM RY DRV	1000	DS3680	D,J,N	5-5
60	100	350	7	YES	TTL	INVERT	250	SN75465	D,N	5-101
60	100	350	7	YES	TTL,CMOS,PMOS	INVERT	250	SN75466	D,N	5-101
60	100	350	7	YES	25 V PMOS	INVERT	250	SN75467	D,N	5-101
60	100	350	7	YES	TTL,CMOS	INVERT	250	SN75468	D,N	5-101
60	100	350	7	YES	15 V MOS	INVERT	250	SN75469	D,N	5-101

## Motor Drivers and Power Actuators

SWITCHING VOLTAGE MAX (V)	OFF-STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	TYPE	PKG	PAGE
18	18	500	3	NO	TTL,MOS,CMOS	HALF-H DRIVER		TL376C	NE	5-165
36	36	600	4	YES	TTL	HALF-H DRIVER	600	L293D	NE	5-13
36	36	1000	4	NO	TTL	HALF-H DRIVER	600	L293	NE	5-9
36	36	1000	4	YES	TTL,CMOS	HALF-H DRIVER	600	SN754410	NE	5-153
36	36	1000	4	NO	TTL,CMOS	HALF-H DRIVER	600	SN754411	NE	5-159
40	40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75603	KC,KH,KV	5-123
40	40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75604	KC,KH,KV	5-123
40	40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75605	KC,KH,KV	5-123
46	46	1000	1	YES	TTL	STEPPER DRIVER		PBL3717	NE	5-19
46	46	2000	2	NO	TTL	FULL-H DRIVER		L298	KV	5-17
60	60	2500	2	YES	TTL,CMOS	ACTUATOR	800	SN75608	KV	5-133
60	60	2500	2	YES	TTL,CMOS	ACTUATOR	800	SN75609	KV	5-143

# SELECTION GUIDE

## MEMORY INTERFACE CIRCUITS

1

### Core-Memory Drivers

MAX OUTPUT CURRENT	t <sub>PD</sub> TYP	POWER SUPPLIES	OUTPUTS	DEVICE TYPE	PKG	PAGE NUMBER
600 mA	45 ns	V <sub>CC1</sub> = 5 V V <sub>CC2</sub> = 4.5 V to 24 V	DUAL SOURCE, DUAL SINK	SN55325	FK,J	6-45
	40 ns	V <sub>CC</sub> = 5 V	QUADRUPLE SINK	SN55326	J	6-55
	35 ns	V <sub>CC1</sub> = 5 V V <sub>CC2</sub> = 4.5 V to 24 V	QUADRUPLE SOURCE	SN55327	J	6-55

t<sub>PD</sub> — Propagation Delay Time

### Core-Memory Sense Amplifiers

THRESHOLD SENSITIVITY	t <sub>PD</sub> TYP	UNITS PER PACKAGE	TYPE OF OUTPUT	DEVICE TYPE	PKG	PAGE NUMBER
$\pm 15 \text{ mV}$	35 ns	1	RESISTOR	SN5520	J	6-3
	30 ns	1	OPEN COLL OR RESISTOR	SN5522	J	6-15
	25 ns	2	RESISTOR	SN5524	J	6-25
		2	RESISTOR	SN55234	J	6-35
$\pm 7 \text{ mV}$	28 ns	2	TOTEM POLE	SN55236	WC	See Note 1
				SN75236		

t<sub>PD</sub> — Propagation Delay Time

NOTE 1: For additional information, contact your nearest TI field sales office.

### MOS-Memory Sense Amplifiers

THRESHOLD SENSITIVITY	t <sub>PD</sub> TYP	UNITS PER PACKAGE	TYPE OF OUTPUT	DEVICE TYPE	PKG	PAGE NUMBER
$\pm 25 \text{ mV}$	17 ns	2	TOTEM POLE	SN55107A	FK,J	4-73
				SN75107A	D,J,N	4-73
	19 ns	2	OPEN COLLECTOR	SN55108A	FK,J	4-73
				SN75108A	D,J,N	4-73
$\pm 10 \text{ mV}$	25 ns	2	TOTEM POLE	SN75207	D,J,N	4-405
	25 ns	2	OPEN COLLECTOR	SN75208	D,J,N	4-405

t<sub>PD</sub> — Propagation Delay Time

# SELECTION GUIDE

## SPEECH SYNTHESIS CIRCUITS

PROCESS	DESCRIPTION	PACKAGE	DEVICE TYPE	PAGE
PMOS	LPC-10 VOICE SYNTHESIZER, 4-BIT CONTROL BUS	N	TSP5110A	7-11
	LPC-10 VOICE SYNTHESIZER, 8-BIT CONTROL BUS		TSP5220C	7-15
	128K-BIT ROM FOR TSP5110A AND TSP5220C		TSP6100	7-23
CMOS	MICROPROCESSOR, SYNTHESIZER, 64K-BIT ROM	N	TSP50C40A	7-3
	256K-BIT ROM FOR TSP50C4X, TSP50C50 FAMILIES		TSP60C20	7-19
LPC-12 HIGH-QUALITY VOICE SYNTHESIZER WITH 6-POLE LOW-PASS FILTER		J,N	TSP50C50	7-7

## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

## **Appendix C Explanation of Logic Symbols**

**C**



# DATA ACQUISITION CIRCUITS CROSS-REFERENCE GUIDE

## CROSS-REFERENCE GUIDE (manufacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

ANALOG DEVICES	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
AD570JN		ADC0803CN	2-9
AD7512DIJN		TL182CN	2-65
AD7512DJQ		TL182IN	2-65
AD7512DIKN		TL182CN	2-65
AD7512DIKQ		TL182IN	2-65
AD7512DISD		TL182MJ	2-65
AD7512DITD		TL182MJ	2-65
AD7533	TLC7533		2-263
AD7524JN	TLC7524CN		2-243
AD7524AD	TLC7524IN		2-243
AD7528LN	TLC7528CN		2-251
AD7528CQ	TLC7528IN		2-251
AD7820	TLC0820		2-113

BURR-BROWN	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
AD7533	TLC7533		2-263
AD7820	TLC0820		2-113
ADC82AG		TLC0820BIN	2-113
ADC82AM		TLC0820AIN	2-113

DATEL	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC-830C	ADC0803CN		2-9
ADC-EK12DC		TLC7135CN or TLC7136CN or TL500/1/3CN	2-221 2-233 2-71
ADC-EK12DR		TLC7135CN or TLC7136CN or TL500/1/3CN	2-221 2-233 2-71

FUJITSU	TI FUNCTIONAL REPLACEMENT	PAGE NO.
MB4053P	TL507IN	2-91

# DATA ACQUISITION CIRCUITS CROSS-REFERENCE GUIDE

## General Information

	<b>INTERSIL</b>	<b>TI DIRECT REPLACEMENT</b>	<b>TI FUNCTIONAL REPLACEMENT</b>	<b>PAGE NO.</b>
	ADC0803LCD	ADC0803IN		2-9
	ADC0803LCN	ADC0803CN		2-9
	ADC0804LCD	ADC0804IN		2-15
	ADC0804LCN	ADC0804CN		2-15
	DGM182AK	TL182MN	TL604MP	2-97
	DGM182BJ	TL182CN/IN	TL604CP/IP	2-97
	DGM185AK	TL185MN	TL604MP	2-97
	DGM185BJ	TL185CN/IN	TL604CP/IP	2-97
	DGM188AK	TL188MN	TL610MP	2-97
	DGM188BJ	TL188CN/IN	TL610CP/IP	2-97
	DGM191AK	TL191MN	TL610MP	2-97
	DGM191BJ	TL191CN/IN	TL610CP/IP	2-97
	ICL7106CPL		TLC7136CN	2-233
	ICL7126CPL	TLC7136CN		2-233
	ICL7135CPI	TLC7135CN		2-221
	ICL7136CPL	TLC7136CN		2-233
	<b>HARRIS</b>	<b>TI DIRECT REPLACEMENT</b>		<b>PAGE NO.</b>
	HF10	TLC10		2-123
	<b>LINEAR TECHNOLOGY</b>	<b>TI DIRECT REPLACEMENT</b>		<b>PAGE NO.</b>
	LTC1060ACN	TLC10N		2-123
	LTC1060CN	TLC20N		2-123
	<b>MAXIM</b>	<b>TI DIRECT REPLACEMENT</b>		<b>PAGE NO.</b>
	MF10BN	TLC10N		2-123
	MF10CN	TLC20N		2-123
	ICL7135	TLC7135		2-221
	<b>MICRO NETWORKS</b>	<b>TI FUNCTIONAL REPLACEMENT</b>		<b>PAGE NO.</b>
	MN5100/5101	TLC0820ACN		2-113
	MN5120/5130/5140	TLC0820BCN		2-113
		TLC0820ACN		2-113
		TLC0820BCN		2-113
	<b>MICRO POWER SYSTEMS</b>	<b>TI FUNCTIONAL REPLACEMENT</b>		<b>PAGE NO.</b>
	MP7138AN	TLC7135CN		2-221
	MP7574AD/BD	TL500/1/3CN		2-71
	MP7574JN/KN	ADC0805IN series		2-9
	MP7581/JN/KN/ AD/BD	ADC0804CN or ADC0805CN series		2-15
		ADC0808N/		2-9
		ADC809N		2-21

**DATA ACQUISITION CIRCUITS  
CROSS-REFERENCE GUIDE**

MOTOROLA	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
MC1405L		TL500CN TL501CN TL505CN TLC7135CN or TL500/1/3CN	2-71 2-71 2-85 2-221 2-71
MC1443P			
MC14442L	TLC533AMJ	TLC532AMJ	2-139
MC14442P	TLC533AIN	TLC532AIN	2-139
MC14443P		TL507IN	2-91
MC14444P		TLC546IN	2-165
MC14447P		TL507IP	2-91
MC145040FN	TLC541MFN	TLC540MFN	2-149
MC145040L	TLC541MJ	TLC540MJ	2-149
MC145040P	TLC541MN	TLC540MN	2-149
MC54HC4016J	TLC4016MJ		2-205
MC74HC4016J	TLC4016IN		2-205
MC74HC4016N	TLC4016IN		2-205
MC54HC4066J	TLC4066MJ		2-213
MC74HC4066J	TLC4066IN		2-213
MC74HC4066N	TLC4066IN		2-213

NATIONAL	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC0803LCD	ADC0803IN		2-9
ADC0803LCN	ADC0803IN		2-9
ADC0804LCD	ADC0804IN		2-15
ADC0804LCN	ADC0804CN		2-15
ADC0805LCN	ADC0805IN		2-9
ADC0808CCJ	ADC0808N		2-21
	TL0808N		2-57
	ADC0808N		2-21
ADC0808CCN	TL0808N		2-57
	ADC0809N		2-21
ADC0809CCN	TL0809N		2-57
ADC0811BCJ	TLC541IN	TLC540IN	2-149
ADC0811BCN	TLC541IN	TLC540IN	2-149
ADC0811BCV	TLC541IFN	TLC540IFN	2-149
ADC0811BJ	TLC541MJ	TLC540MJ	2-149
ADC0811CCJ	TLC541IN	TLC540IN	2-149
ADC0811CCN	TLC541IN	TLC540IN	2-149
ADC0811CCV	TLC541IFN	TLC540IFN	2-149
ADC0811CJ	TLC541MJ	TLC540MJ	2-149
ADC0820BCD	TLC0820BIN		2-113
ADC0820BCN	TLC0820BCN		2-113
ADC0820BD	TLC0820BMJ		2-113
ADC0820CCD	TLC0820AIN		2-113
ADC0820CCN	TLC0820ACN		2-113
ADC0820CD	TLC0820AMJ		2-113
ADC0829BCN	TLC533AIN	TLC532AIN	2-139
ADC0829CCN	TLC533AIN	TLC532AIN	2-139
ADC0830BCN		TLC546IN	2-165
ADC0830CCN		TLC546IN	2-165
ADC0831BCJ	ADC0831BIP	TLC549IN	2-173
ADC0831BCN	ADC0831BCP	TLC549IN	2-173
ADC0831CCJ	ADC0831AIP	TLC549IN	2-173
ADC0831CCN	ADC0831ACP	TLC549IN	2-173
ADC0832BCJ	ADC0832BIP	TLC544IN	2-157
ADC0832BCN	ADC0832BCP	TLC544IN	2-157

# DATA ACQUISITION CIRCUITS CROSS-REFERENCE GUIDE

## General Information

(continued)

NATIONAL	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC0832CCJ	ADC0832AIP	TLC544IN	2-157
ADC0832CCN	ADC0832ACP	TLC544IN	2-157
ADC0834BCJ	ADC0834BIN		2-45
ADC0834BCN	ADC0834BCN		2-45
ADC0834CCJ	ADC0834AIN		2-45
ADC0834CCN	ADC0834ACN		2-45
ADC0838BCJ	ADC0838BIN		2-45
ADC0838BCN	ADC0838BCN		2-45
ADC0838CCJ	ADC0838AIN		2-45
ADC0838CCN	ADC0838ACN		2-45
ADC1001CCJ		TLC1541IN	2-197
ADC1005BCJ		TLC1541IN	2-197
ADC1005CCJ		TLC1541IN	2-197
ADC1205	TLC1205		2-181
ADC1225	TLC1225		2-181
ADC3511CCN		TLC7135CN or TL500/1/3CN	2-221 2-71
ADC3711CCN		TLC7135CN or TL500/1/3CN	2-221 2-71
ADD3501CCN		TLC7136CN or TL500/1/2CN	2-233 2-71
ADD3701CCN		TLC7136CN or TL500/1/2CN	2-233 2-71
MF10BN	TLC10CN		2-123
MF10CN	TLC20CN		2-123
MM54HC4016J	TLC4016MJ		2-205
MM54HC4066J	TLC4066MJ		2-213
MM74HC4016N/J	TLC4016IN		2-205
MM74HC4066N/J	TLC4066IN		2-213
MF4-50	TLC04		2-103
MF4-100	TLC14		2-103
PRECISION MONOLITHICS		TI FUNCTIONAL REPLACEMENT	PAGE NO.
PM7524HP		TLC7524CN	2-243
PM7524FQ		TLC7524IN	2-243
PM7528		TLC7528	2-251
PM7533		TLC7533	2-263
RCA	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
CD4016AD	TLC4016MJ		2-205
CD4016AE	TLC4016IN		2-205
CD4066AD	TLC4066MJ		2-213
CD4066AE	TLC4066IN		2-213
CA3162E		TL501CN/TL503CN	2-71

# DATA ACQUISITION CIRCUITS CROSS-REFERENCE GUIDE

2

Data Acquisition Circuits

SIGNETICS	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC0803/4/5-1LCN	ADC0803/4/5IN		2-9
ADC0804-1CN	ADC0804CN		2-15
NE5034F		TLC532AIN	2-139
NE5036FE/N/D		TLC549CN/CD	2-173
NE5037F/N/D		TLC549CN/CD	2-173
SILICONIX	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
DG182AP	TL182MN	TL610MP	2-97
DG182BP	TL182CN/IN	TL610CP/IP	2-97
DG185AP	TL185MN	TL604MP	2-97
DG185BP	TL185CN/IN	TL604CP/IP	2-97
DG188AP	TL188MN	TL604MP	2-97
DG188BP	TL188CN/IN	TL604CP/IP	2-97
DG191AP	TL191MN	TL604MP	2-97
DG191BP	TL191CN/IN	TL604CP/IP	2-97
LD110CJ		TL503CN or TLC7135CN	2-71 2-221
LLD111ACJ		TL501CN or TLC7135CN	2-71 2-221
LD120CJ		TL500CN or TLC7135CN	2-71 2-221
LD121ACJ		TL503CN or TLC7135CN	2-71 2-221
Si520DJ		ADC0808N	2-21
Si7135CJ	TLC7135CN	ADC0809N	2-21
			2-221
TELEDYNE	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
TSC7106CPL		TLC7136CN	2-233
TSC7126	TLC7136CN		2-233
TSC7126ACPL	TLC7136CN		2-233
TSC7135CPI	TLC7135CN		2-221
TSC8700		ADC0808N	2-21
TSC8701		TLC1541IN	2-197
TSC8703		ADC0808N	2-21
TSC8704		TLC1541IN	2-197
TSC14433CN		TLC7135CN	2-221

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

ADC0803, ADC0805  
**8-BIT ANALOG-TO-DIGITAL CONVERTERS  
 WITH DIFFERENTIAL INPUTS**

D2754, NOVEMBER 1983—REVISED SEPTEMBER 1986

- 8-Bit Resolution
- Ratiometric Conversion
- 100  $\mu$ s Conversion Time
- 135 ns Access Time
- Guaranteed Monotonicity
- High Reference Ladder Impedance  
 8 k $\Omega$  Typical
- No Zero Adjust Requirement
- On-Chip Clock Generator
- Single 5-Volt Power Supply
- Operates with Microprocessor or as Stand-Alone
- Designed to be Interchangeable with National Semiconductor and Signetics ADC0803 and ADC0805


#### **description**

The ADC0803 and ADC0805 are CMOS 8-bit successive-approximation analog-to-digital converters that use a modified potentiometric (256R) ladder. These devices are designed to operate from common microprocessor control buses, with the three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from V<sub>CC</sub> to analog ground (ANLG GND). The devices can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.

The ADC0803I and ADC0805I are characterized for operation from -40°C to 85°C. The ADC0803C and ADC0805C are characterized from 0°C to 70°C.

**N DUAL-IN-LINE PACKAGE  
 (TOP VIEW)**




2

**ADC0803, ADC0805**  
**8-BIT ANALOG-TO-DIGITAL CONVERTERS**  
**WITH DIFFERENTIAL INPUTS**

functional block diagram (positive logic)

2

Data Acquisition Circuits



# **ADC0803, ADC0805 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTE 1:** All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together unless otherwise noted.

#### **recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	6.3	V
Analog input voltage (see Note 2)	-0.05		$V_{CC} + 0.05$	V
Voltage at REF/2 (see Note 3), $V_{REF/2}$	0.25	2.5		V
High-level input voltage at CS, RD, or WR, $V_{IH}$	2		15	V
Low-level input voltage at CS, RD, or WR, $V_{IL}$			0.8	V
Analog ground voltage (see Note 4)	-0.05	0	1	V
Clock input frequency (see Note 5), $f_{clock}$	100	640	1460	kHz
Duty cycle for $f_{clock}$ above 640 kHz (see Note 5)	40%		60%	
Pulse duration, clock input (high or low) for $f_{clock}$ below 640 kHz, $t_w(CLK)$	275	781		ns
Pulse duration, WR input low, $t_w(WR)$	100			ns
Operating free-air temperature, $T_A$	ADC080_I	-40	85	°C
	ADC080_C	0	70	

NOTES: 2. When the differential input voltage ( $V_{I+} - V_{I-}$ ) is less than or equal to 0 V, the output code is 0000 0000

- The internal reference voltage is equal to the voltage applied to REF/2 or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage range when REF/2 is open and V<sub>CC</sub> = 5 V is 0 V to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
  - These values are with respect to DGTL GND.
  - Total unadjusted error is guaranteed only at an f<sub>CLOCK</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>CLOCK</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>W(CLK)</sub> remains within limits.

# ADC0803, ADC0805

## 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$ ,  $V_{REF/2} = 2.5 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$ High-level output voltage	All outputs	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -360 \mu\text{A}$	2.4			V
	DB and INTR	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -10 \mu\text{A}$	4.5			
$V_{OL}$ Low-level output voltage	Data outputs	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 1.6 \text{ mA}$		0.4		V
	INTR output	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 1 \text{ mA}$		0.4		
	CLK OUT	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 360 \mu\text{A}$		0.4		
$V_{T+}$ Clock positive-going threshold voltage			2.7	3.1	3.5	V
$V_{T-}$ Clock negative-going threshold voltage			1.5	1.8	2.1	V
$V_{T+} - V_{T-}$ Clock input hysteresis			0.6	1.3	2	V
$I_{IH}$ High-level input current				0.005	1	$\mu\text{A}$
$I_{IL}$ Low-level input current				-0.005	-1	$\mu\text{A}$
$I_{OZ}$ Off-state output current	$V_O = 0$				-3	$\mu\text{A}$
	$V_O = 5 \text{ V}$				3	
$I_{OHS}$ Short-current output current	Output high	$V_O = 0$ , $T_A = 25^\circ\text{C}$	-4.5	-6		mA
$I_{OLS}$ Short-circuit output current	Output low	$V_O = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$	9	16		mA
$I_{ICC}$ Supply current plus reference current		$V_{REF/2} = \text{open}$ , $T_A = 25^\circ\text{C}$ , $\overline{CS} = 5 \text{ V}$		1.1	1.8	mA
$R_{REF/2}$ Input resistance to reference ladder		See Note 6	2.5	8		$\text{k}\Omega$
$C_i$ Input capacitance (control)				5	7.5	$\text{pF}$
$C_o$ Output capacitance (DB)				5	7.5	$\text{pF}$

NOTE 6: Resistance is calculated from the current drawn from a 5-volt supply applied to pins 8 and 9.

operating characteristics over recommended operating free-air temperature,  $V_{CC} = 5 \text{ V}$ ,  $V_{REF/2} = 2.5 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
Supply-voltage-variation error	$V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$	See Note 7		$\pm 1/16$	$\pm 1/8$	LSB
Total adjusted error	ADC0803	With full-scale adjust,	See Notes 7 and 8	$\pm 1/4$		LSB
				$\pm 1/2$		
Total unadjusted error	ADC0805	$V_{REF/2} = 2.5 \text{ V}$ ,	See Notes 7 and 8	$\pm 1/2$		LSB
		$V_{REF/2}$ open,		$\pm 1$		
DC common-mode error		See Notes 7 and 8		$\pm 1/16$	$\pm 1/8$	LSB
$t_{en}$ Output enable time @ $25^\circ\text{C}$		$T_A = 25^\circ\text{C}$ , $C_L = 100 \text{ pF}$	135	200		ns
$t_{dis}$ Output disable time @ $25^\circ\text{C}$ ,		$T_A = 25^\circ\text{C}$ , $C_L = 10 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$	125	200		ns
$t_{d(INTR)}$ Delay time to reset INTR @ $25^\circ\text{C}$		$T_A = 25^\circ\text{C}$	300	450		ns
$t_{conv}$ Conversion cycle time @ $25^\circ\text{C}$		$f_{clock} = 100 \text{ kHz}$ to $1.46 \text{ MHz}$ , $T_A = 25^\circ\text{C}$ , See Note 9	66	73		clock cycles
CR	Free-running conversion rate	INTR connected to WR, $\overline{CS}$ at 0 V			8770	conv/s

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 7. These parameters are guaranteed over the recommended analog input voltage range.



- 8. All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.
- 9. Although internal conversion is completed in 64 clock periods, a CS or WR low-to-high transition is followed by 1 to 8 clock periods before conversion starts. After conversion is completed, part of another clock period is required before a high-to-low transition of INTR completes the cycle.

ADC0803, ADC0805  
8-BIT ANALOG-TO-DIGITAL CONVERTERS  
WITH DIFFERENTIAL INPUTS

2

Data Acquisition Circuits

PARAMETER MEASUREMENT INFORMATION



## ADC0803, ADC0805 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

### PRINCIPLES OF OPERATION

The ADC0803 and ADC0805 each contain a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive-approximation logic to match an analog differential input voltage ( $V_{in+} - V_{in-}$ ) to a corresponding tap on the 256R network. The most significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an eight-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the INTR output to the write (WR) input and holding the conversion start (CS) input at a low level. To ensure start-up under all conditions, a low-level WR input is required during the power-up cycle. Taking CS low anytime after that will interrupt a conversion in process.

When the WR input goes low, the internal successive approximation register (SAR) and eight bit shift register are reset. As long as both CS and WR remain low, the analog-to-digital converter will remain in a reset state. One to eight clock periods after CS or WR makes a low-to-high transition, conversion starts.

When the CS and WR inputs are low, the start flip-flop is set and the interrupt flip-flop and eight bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse placing a logic high on the reset input of the start flip-flop. If either CS or WR have gone high, the set signal to the start flip-flop is removed causing it to be reset. A logic high is placed on the D input of the eight-bit shift register and the conversion process is started. If the CS and WR inputs are still low, the start flip-flop, the eight-bit shift register, and the SAR remain reset. This action allows for wide CS and WR inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the eight-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the three-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both the CS and RD inputs, an output is applied to the DBO through DB7 outputs and the interrupt flip-flop is reset. When either the CS or RD inputs return to a high state, the DBO through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.


ADC0804I, ADC0804C  
**8-BIT ANALOG-TO-DIGITAL CONVERTER  
 WITH DIFFERENTIAL INPUTS**

D2755, OCTOBER 1983—REVISED SEPTEMBER 1986

- 8-Bit Resolution
- Ratiometric Conversion
- 100  $\mu$ s Conversion Time
- 135 ns Access Time
- No Zero Adjust Requirement
- On-Chip Clock Generator
- Single 5-Volt Power Supply
- Operates with Microprocessor or as Stand-Alone
- Designed to be Interchangeable with National Semiconductor and Signetics ADC0804

N DUAL-IN-LINE PACKAGE

(TOP VIEW)



2

### description

The ADC0804 is a CMOS 8-bit successive-approximation analog-to-digital converter that uses a modified potentiometric (256R) ladder. The ADC0804 is designed to operate from common microprocessor control buses, with the three-state output latches driving the data bus. The ADC0804 can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from V<sub>CC</sub> to analog ground (ANLG GND). The ADC0804 can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.


The ADC0804I is characterized for operation from -40 °C to 85 °C. The ADC0804C is characterized for operation from 0 °C to 70 °C.

# ADC0804I, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

2

Data Acquisition Circuits

functional block diagram (positive logic)



ADC0804I, ADC0804C  
8-BIT ANALOG-TO-DIGITAL CONVERTER  
WITH DIFFERENTIAL INPUTS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	.....	6.5 V
Input voltage range CS, RD, WR	.....	-0.3 V to 18 V
other inputs	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Output voltage range	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Operating free-air temperature range: ADC0804I	.....	-40°C to 85°C
ADC0804C	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	.....	260°C

NOTE 1: All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together (unless otherwise noted).

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6.3	V
Voltage at REF/2, V <sub>REF/2</sub> (see Note 2)	0.25	2.5		V
High-level input voltage at CS, RD, or WR, V <sub>IH</sub>	2		15	V
Low-level input voltage at CS, RD, or WR, V <sub>IL</sub>			0.8	V
Analog ground voltage (see Note 3)	-0.05	0	1	V
Analog input voltage (see Note 4)	-0.05		V <sub>CC</sub> + 0.05	V
Clock input frequency, f <sub>CLOCK</sub> (see Note 5)	100	640	1460	kHz
Duty cycle for f <sub>CLOCK</sub> ≥ 640 kHz (see Note 5)	40		60	%
Pulse duration clock input (high or low) for f <sub>CLOCK</sub> < 640 kHz, t <sub>w(CLK)</sub> (see Note 5)	275	781		ns
Pulse duration, WR input low (start conversion), t <sub>w(WR)</sub>	100			ns
Operating free-air temperature, T <sub>A</sub>	ADC0804I	-40	85	°C
	ADC0804C	0	70	

- NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V<sub>CC</sub> = 5 V is 0 to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
3. These values are with respect to DGTL GND.
4. When the differential input voltage (V<sub>IN+</sub> - V<sub>IN-</sub>) is less than or equal to 0 V, the output code is 0000 0000.
5. Total unadjusted error is guaranteed only at an f<sub>CLOCK</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>CLOCK</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>w(CLK)</sub> remains within limits.

# ADC0804I, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

2

Data Acquisition Circuits

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$ ,  $V_{REF/2} = 2.5 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	All outputs	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -360 \mu\text{A}$	2.4			V
		DB and INTR	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -10 \mu\text{A}$	4.5			
$V_{OL}$	Low-level output voltage	Data outputs	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 1.6 \text{ mA}$		0.4		V
		INTR output	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 1 \text{ mA}$		0.4		
		CLK OUT	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 360 \mu\text{A}$		0.4		
$V_{T+}$	Clock positive-going threshold voltage			2.7	3.1	3.5	V
$V_{T-}$	Clock negative-going threshold voltage			1.5	1.8	2.1	V
$V_{T+} - V_{T-}$	Clock input hysteresis			0.6	1.3	2	V
$I_{IH}$	High-level input current				0.005	1	$\mu\text{A}$
$I_{IL}$	Low-level input current				-0.005	-1	$\mu\text{A}$
$I_{OZ}$	Off-state output current	$V_O = 0$				-3	$\mu\text{A}$
		$V_O = 5 \text{ V}$				3	
$I_{OHS}$	Short-circuit output current	Output high	$V_O = 0$ , $T_A = 25^\circ\text{C}$	-4.5	-6		mA
$I_{OLS}$	Short-circuit output current	Output low	$V_O = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$	9	16		mA
$I_{CC}$	Supply current plus reference current		REF/2 open, $\overline{CS}$ at 5 V, $T_A = 25^\circ\text{C}$		1.9	2.5	mA
$R_{REF/2}$	Input resistance to reference ladder	See Note 6		1	1.3		$\text{k}\Omega$
$C_i$	Input capacitance (control)				5	7.5	pF
$C_o$	Output capacitance (DB)				5	7.5	pF

NOTE 6: The resistance is calculated from the current drawn from a 5-V supply applied to pins 8 and 9.

operating characteristics over recommended operating free-air temperature,  $V_{CC} = 5 \text{ V}$ ,  $V_{REF/2} = 2.5 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
Supply-voltage-variation error (See Notes 2 and 7)		$V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$			$\pm 1/16$	$\pm 1/8$	LSB
Total unadjusted error (See Notes 7 and 8)		$V_{REF/2} = 2.5 \text{ V}$				$\pm 1$	LSB
DC common-mode error (See Note 8)					$\pm 1/16$	$\pm 1/8$	LSB
$t_{en}$	Output enable time	$C_L = 100 \text{ pF}$		135	200		ns
$t_{dis}$	Output disable time	$C_L = 10 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$		125	200		ns
$t_d(\text{INTR})$	Delay time to reset INTR			300	450		ns
$t_{conv}$	Conversion cycle time (See Note 9)	$f_{clock} = 100 \text{ kHz}$ to $1.46 \text{ MHz}$		65½	72½		clock cycles
	Conversion time			103	114		$\mu\text{s}$
CR	Free-running conversion rate	INTR connected to $\overline{WR}$ , $\overline{CS}$ at 0 V				8827	conv/s

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the  $V_{CC}$  when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and  $V_{CC} = 5 \text{ V}$  is 0 to 5 V.  $V_{REF/2}$  for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.


7. These parameters are guaranteed over the recommended analog input voltage range.
8. All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.
9. Although internal conversion is completed in 64 clock periods, a  $\overline{CS}$  or  $\overline{WR}$  low-to-high transition is followed by 1 to 8 clock periods before conversion starts. After conversion is completed, part of another clock period is required before a high-to-low transition of INTR completes the cycle.

ADC0804I, ADC0804C  
8-BIT ANALOG-TO-DIGITAL CONVERTER  
WITH DIFFERENTIAL INPUTS


timing diagrams

2

Data Acquisition Circuits



READ OPERATION TIMING DIAGRAM



WRITE OPERATION TIMING DIAGRAM

# ADC0804I, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

## PRINCIPLES OF OPERATION

The ADC0804 contains a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive approximation logic to match an analog differential input voltage ( $V_{IN+} - V_{IN-}$ ) to a corresponding tap on the 256-resistor network. The most-significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an eight-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the INTR output to the write (WR) input and holding the conversion start ( $\bar{CS}$ ) input at a low level. To ensure start-up under all conditions, a low-level WR input is required during the power-up cycle. Taking CS low anytime after that will interrupt a conversion in process.

When the WR input goes low, the ADC0804 successive approximation register (SAR) and eight-bit shift register are reset. As long as both CS and WR remain low, the ADC0804 will remain in a reset state. One to eight clock periods after CS or WR makes a low-to-high transition, conversion starts.

When the CS and WR inputs are low, the start flip-flop is set and the interrupt flip-flop and eight-bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse placing a logic high on the reset input of the start flip-flop. If either CS or WR have gone high, the set signal to the start flip-flop is removed causing it to be reset. A logic high is placed on the D input of the eight-bit shift register and the conversion process is started. If the CS and WR inputs are still low, the start flip-flop, the eight-bit shift register, and the SAR remain reset. This action allows for wide CS and WR inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the eight-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the three-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both the CS and RD inputs, an output is applied to the DB0 through DB7 outputs and the interrupt flip-flop is reset. When either the CS or RD inputs return to a high state, the DB0 through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.

ADC0808, ADC0809  
CMOS ANALOG-TO-DIGITAL CONVERTERS  
WITH 8-CHANNEL MULTIPLEXERS

D2642, JUNE 1981—REVISED FEBRUARY 1986



- Total Unadjusted Error . . .  $\pm 0.75$  LSB Max for ADC0808 and  $\pm 1.25$  LSB Max for ADC0809
- Resolution of 8 Bits
- 100  $\mu$ s Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808, ADC0809

#### description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808 and ADC0809 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



# ADC0808, ADC0809 CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

functional block diagram (positive logic)



MUX FUNCTION TABLE


INPUTS			SELECTED	
ADDRESS			ANALOG CHANNEL	
C	B	A	STROBE	
L	L	L	↑	0
L	L	H	↑	1
L	H	L	↑	2
L	H	H	↑	3
H	L	L	↑	4
H	L	H	↑	5
H	H	L	↑	6
H	H	H	↑	7

H = high level, L = low level

↑ = low-to-high transition

**ADC0808, ADC0809**  
**CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**

**operating sequence**



# ADC0808, ADC0809

## CMS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	.....	6.5	V
Input voltage range: control inputs	.....	-0.3 to 15	V
all other inputs	.....	-0.3 to V <sub>CC</sub> + 0.3	V
Operating free-air temperature range	.....	-40°C to 85°C	
Storage temperature range	.....	-65°C to 150°C	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C	

NOTE 1: All voltage values are with respect to network ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	V
Positive reference voltage, V <sub>ref+</sub> (see Note 2)		V <sub>CC</sub>	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref-</sub>		0	-0.1	V
Differential reference voltage, V <sub>ref+</sub> - V <sub>ref-</sub>		5		V
High-level input voltage, V <sub>IH</sub>		V <sub>CC</sub> -1.5		V
Low-level input voltage, V <sub>IL</sub>			1.5	V
Start pulse duration, t <sub>w(S)</sub>	200			ns
Address load control pulse duration, t <sub>w(ALC)</sub>	200			ns
Address setup time, t <sub>su</sub>	50			ns
Address hold time, t <sub>h</sub>	50			ns
Clock frequency, f <sub>clock</sub>	10	640	1280	kHz
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.

**ADC0808, ADC0809  
CMOS ANALOG-TO-DIGITAL CONVERTERS  
WITH 8-CHANNEL MULTIPLEXERS**

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 4.75$  V to 5.25 V (unless otherwise noted)**

**total device**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_O = -360 \mu A$	$V_{CC}-0.4$			V
$V_{OL}$	Low-level output voltage	$I_O = 1.6 \text{ mA}$	0.45			V
		$I_O = 1.2 \text{ mA}$	0.45			
$I_{OZ}$	Off-state (high-impedance-state) output current	$V_O = V_{CC}$	3			$\mu A$
		$V_O = 0$	-3			
$I_I$	Control input current at maximum input voltage	$V_I = 15 \text{ V}$	1			$\mu A$
$I_{IL}$	Low-level control input current	$V_I = 0$	-1			$\mu A$
$I_{CC}$	Supply current	$f_{clock} = 640 \text{ kHz}$	0.3	3	3	mA
$C_i$	Input capacitance, control inputs	$T_A = 25^\circ C$	10	15		pF
$C_o$	Output capacitance, data outputs	$T_A = 25^\circ C$	10	15		pF
Resistance from pin 12 to pin 16			1000			k $\Omega$

**analog multiplexer**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$I_{on}$	Channel on-state current (see Note 3)	$V_I = 5 \text{ V}, f_{clock} = 640 \text{ kHz}$	2			
		$V_I = 0, f_{clock} = 640 \text{ kHz}$	-2			$\mu A$
$I_{off}$	Channel off-state current	$V_{CC} = 5 \text{ V}, V_I = 5 \text{ V}$	10		200	
		$T_A = 25^\circ C, V_I = 0$	-10		-200	nA
		$V_{CC} = 5 \text{ V}, V_I = 5 \text{ V}$	1			$\mu A$
		$V_I = 0$	-1			

<sup>†</sup>Typical values are at  $V_{CC} = 5$  V and  $T_A = 25^\circ C$ .

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

**ADC0808, ADC0809**  
**CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**

operating characteristics,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = V_{REF+} = 5 \text{ V}$ ,  $V_{REF-} = 0 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$   
 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	ADC0808			ADC0809			UNIT	
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
k <sub>SVS</sub>	Supply voltage sensitivity $V_{CC} = V_{ref+} = 4.75 \text{ V to } 5.25 \text{ V}$ , $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ , See Note 4		$\pm 0.05$			$\pm 0.05$		%/V	
	Linearity error (see Note 5)		$\pm 0.25$			$\pm 0.5$		LSB	
	Zero error (see Note 6)		$\pm 0.25$			$\pm 0.25$		LSB	
	Total unadjusted error (See Note 7)	$T_A = 25^\circ\text{C}$	$\pm 0.25$	$\pm 0.5$		$\pm 0.5$		LSB	
		$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		$\pm 0.75$			$\pm 1.25$		
		$T_A = 0^\circ\text{C to } 70^\circ\text{C}$					$\pm 1$		
t <sub>en</sub>	Output enable time	$C_L = 50 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$	80	250	80	250		ns	
t <sub>dis</sub>	Output disable time	$C_L = 10 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$	105	250	105	250		ns	
t <sub>conv</sub>	Conversion time	See Note 8	90	100	116	90	100	116	μs
	Delay time, t <sub>d(EOC)</sub> end of conversion output	See Notes 8 and 9	0	14.5	0	14.5		μs	

<sup>†</sup>Typical values for all except supply voltage sensitivity are at  $V_{CC} = 5 \text{ V}$ , and all are at  $T_A = 25^\circ\text{C}$ .

- NOTES:
4. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and  $V_{ref+}$  are varied together and the change in accuracy is measured with respect to full-scale.
  5. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
  6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  7. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.
  8. Refer to the operating sequence diagram.
  9. For clock frequencies other than 640 kHz, t<sub>d(EOC)</sub> maximum is 8 clock periods plus 2 μs.

# ADC0808, ADC0809

## CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

### PRINCIPLES OF OPERATION

The ADC0808 and ADC0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### **multiplexer**

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the End-of-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### **converter**

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch  $S_C$  and all  $S_T$  switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the  $V_{CC}$  voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF+ through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 1. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM



# ADC0808M

## CMOS ANALOG-TO-DIGITAL CONVERTER WITH 8-CHANNEL MULTIPLEXER

D2642, NOVEMBER 1986



- Total Unadjusted Error . . .  $\pm 0.75$  LSB Max
- Resolution of 8 Bits
- 100  $\mu$ s Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808CJ

### description

The ADC0808M is a monolithic CMOS device with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the ADC0808M especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808M is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .



# ADC0808M CMOS ANALOG-TO-DIGITAL CONVERTER WITH 8-CHANNEL MULTIPLEXER

functional block diagram (positive logic)



MULTIPLEXER FUNCTION TABLE

INPUTS			SELECTED ANALOG CHANNEL
ADDRESS		ADDRESS STROBE	
C	B	A	
L	L	L	↑
L	L	H	↑
L	H	L	↑
L	H	H	↑
H	L	L	↑
H	L	H	↑
H	H	L	↑
H	H	H	↑

H = high level, L = low level


↑ = low-to-high transition

ADC0808M  
CMOS ANALOG-TO-DIGITAL CONVERTER  
WITH 8-CHANNEL MULTIPLEXER

2

Data Acquisition Circuits

**operating sequence**



# ADC0808M

## CMOS ANALOG-TO-DIGITAL CONVERTER WITH 8-CHANNEL MULTIPLEXER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) .....	.....	6.5 V
Input voltage range: control inputs .....	.....	-0.3 to 15 V
all other inputs .....	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Operating free-air temperature range .....	.....	-55°C to 125°C
Storage temperature range .....	.....	-65°C to 150°C
Case temperature for 60 seconds: FK package .....	.....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JD package .....	.....	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	V
Positive reference voltage, V <sub>ref+</sub> (see Note 2)		V <sub>CC</sub>	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref-</sub>		0	-0.1	V
Differential reference voltage, V <sub>ref+</sub> - V <sub>ref-</sub>		5		V
High-level input voltage, V <sub>IH</sub>			V <sub>CC</sub> -1.5	V
Low-level input voltage, V <sub>IL</sub>			1.5	V
Start pulse duration, t <sub>w(S)</sub>	200			ns
Address load control pulse duration, t <sub>w(ALC)</sub>	200			ns
Address setup time, t <sub>su</sub>	50			ns
Address hold time, t <sub>h</sub>	50			ns
Clock frequency, f <sub>clock</sub>	10	640	1280	kHz
Operating free-air temperature, T <sub>A</sub>	-55		125	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.

ADC0808M  
CMOS ANALOG-TO-DIGITAL CONVERTER  
WITH 8-CHANNEL MULTIPLEXER

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 4.5\text{ V}$  to  $5.5\text{ V}$  (unless otherwise noted)**

**total device**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{OH}$	High-level output voltage	$I_O = -360\ \mu\text{A}$	$V_{CC} - 0.4$			V	
$V_{OL}$	Data outputs	$I_O = 1.6\text{ mA}$	0.45	0.45		V	
	End of conversion	$I_O = 1.2\text{ mA}$					
$I_{OZ}$	Off-state (high-impedance-state) output current	$V_O = V_{CC}$	3			$\mu\text{A}$	
		$V_O = 0$	-3				
$I_I$	Control input current at maximum input voltage	$V_I = 15\text{ V}$	1			$\mu\text{A}$	
$I_{IL}$	Low-level control input current	$V_I = 0$	-1			$\mu\text{A}$	
$I_{CC}$	Supply current	$f_{clock} = 640\text{ kHz}$	0.3		3	mA	
$C_i$	Input capacitance, control inputs	$T_A = 25^\circ\text{C}$	10			pF	
$C_o$	Output capacitance, data outputs	$T_A = 25^\circ\text{C}$	10			pF	
Resistance from pin 12 to pin 16			1000			k $\Omega$	

**analog multiplexer**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
$I_{on}$	Channel on-state current (see Note 3)	$V_I = V_{CC}$ , $f_{clock} = 640\text{ kHz}$	2			$\mu\text{A}$	
		$V_I = 0$ , $f_{clock} = 640\text{ kHz}$	-2				
$I_{off}$	Channel off-state current	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$	$V_I = 5\text{ V}$	10		200	
			$V_I = 0$	-10		-200	
		$V_{CC} = 5\text{ V}$	$V_I = 5\text{ V}$	1		$\mu\text{A}$	
			$V_I = 0$	-1			

<sup>†</sup>Typical values are at  $V_{CC} = 5\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

# ADC0808M CMOS ANALOG-TO-DIGITAL CONVERTER WITH 8-CHANNEL MULTIPLEXER

2

Data Acquisition Circuits

operating characteristics,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = V_{REF+} = 5 \text{ V}$ ,  $V_{REF-} = 0 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$   
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$k_{SVS}$ Supply voltage sensitivity	$V_{CC} = V_{ref+} = 4.5 \text{ V to } 5.5 \text{ V}$ , $T_A = -55^\circ\text{C to } 125^\circ\text{C}$ , See Note 4		$\pm 0.05$		%/V
Linearity error (see Note 5)			$\pm 0.25$		LSB
Zero error (see Note 6)			$\pm 0.25$		LSB
Total unadjusted error (see Note 7)	$T_A = 25^\circ\text{C}$ $T_A = -55^\circ\text{C to } 125^\circ\text{C}$		$\pm 0.25$	$\pm 0.5$	LSB
$t_{PZL}$ Output enable time to low level	See Figure 1	90	250		ns
$t_{PZH}$ Output enable time to high level	See Figure 1	150	360		ns
$t_{dis}$ Output disable time	See Figure 1	200	405		ns
$t_{conv}$ Conversion time	See Note 8 and 9 and Figure 1	90	100	116	$\mu\text{s}$
$t_{d(EOC)}$ Delay time, end of conversion output	See Notes 8 and 10 and Figure 1	0	14.5		$\mu\text{s}$

† Typical values for all except supply voltage sensitivity are at  $V_{CC} = 5 \text{ V}$ , and all are at  $T_A = 25^\circ\text{C}$ .

- NOTES: 4. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and  $V_{ref+}$  are varied together and the change in accuracy is measured with respect to full-scale.  
 5. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.  
 6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.  
 7. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.  
 8. Refer to the operating sequence diagram.  
 9. For clock frequencies other than 640 kHz,  $t_{conv}$  is 57 clock cycles minimum and 74 clock cycles maximum.  
 10. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock cycles plus 2  $\mu\text{s}$ .

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TEST CIRCUIT

## PRINCIPLES OF OPERATION

The ADC0808M consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

**multiplexer**

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the End-of-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

**converter**

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 2). In the first phase of the conversion process, the analog input is sampled by closing switch  $S_C$  and all  $S_T$  switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the V<sub>CC</sub> voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF+. If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF+ through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 2. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM

## 2

### Data Acquisition Circuits


# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

D2795, AUGUST 1985—REVISED JUNE 1986

- 8-Bit Resolution
- Easy Interface to Microprocessors or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- Single Channel or Multiplexed Twin Channels with Single-Ended or Differential Input Options
- Input Range 0 to 5 V with Single 5-V Supply
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32  $\mu$ s at CLK = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0831 and ADC0832


ADC0831 . . . P DUAL-IN-LINE PACKAGE

(TOP VIEW)



ADC0832 . . . P DUAL-IN-LINE PACKAGE

(TOP VIEW)



DEVICE	TOTAL UNADJUSTED ERROR	
	A-SUFFIX	B-SUFFIX
ADC0831	$\pm 1$ LSB	$\pm \frac{1}{2}$ LSB
ADC0832	$\pm 1$ LSB	$\pm \frac{1}{2}$ LSB

## description

These devices are 8-bit successive-approximation analog-to-digital converters. The ADC0831A and ADC0831B have single input channels; the ADC0832A and ADC0832B have multiplexed twin input channels. The serial output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The ADC0832 multiplexer is software configured for single-ended or differential inputs. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.


The operation of the ADC0831 and ADC0832 devices is very similar to the more complex ADC0834 and ADC0838 devices. Ratiometric conversion can be attained by setting the REF input equal to the maximum analog input signal value, which gives the highest possible conversion resolution. Typically, REF is set equal to V<sub>CC</sub> (done internally on the ADC0832). For more detail on the operation of the ADC0831 and ADC0832 devices, refer to the ADC0834/ADC0838 data sheet.

The ADC0831AI, ADC0831BI, ADC0832AI, and ADC0832BI are characterized for operation from -40°C to 85°C. The ADC0831AC, ADC0831BC, ADC0832AC, and ADC0832BC are characterized for operation from 0°C to 70°C.

2

# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL


functional block diagram




# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

## sequence of operation

**ADC0831**



**ADC0832**



**ADC0832 MUX ADDRESS CONTROL LOGIC TABLE**

MUX ADDRESS		CHANNEL NUMBER	
SGL/DIF	ODD/EVEN	0	1
L	L	+	-
L	H	-	+
H	L	+	
H	H		+

H = high level, L = low level, - or + = polarity of selected input pin

# **ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL**

**absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)**

2

**NOTE 1:** All voltage values, except differential voltages, are with respect to the network ground terminal.

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	6.3	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
f <sub>clock</sub>	Clock frequency	10	400	kHz	
	Clock duty cycle (see Note 2)		40	60	%
t <sub>wH(CS)</sub>	Pulse duration, CS high		220		ns
t <sub>su</sub>	Setup time, CS low or ADC0832 data valid before clock↑		350		ns
t <sub>h</sub>	Hold time, ADC0832 data valid after clock↑		90		ns
T <sub>A</sub>	Operating free-air temperature	AI and BI suffixes	-40	85	°C
		AC and BC suffixes	0	70	

**NOTE 2:** The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1  $\mu$ s.

electrical characteristics over recommended range of operating free-air temperature,  
 $V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

## **digital section**

PARAMETER	TEST CONDITIONS <sup>†</sup>	AI, BI SUFFIX			AC, BC SUFFIX			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -360 µA	2.4		2.8			V
		V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -10 µA	4.5		4.6			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 1.6 mA	0.4		0.34			V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 5 V			0.005	1	0.005	1 µA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0			-0.005	-1	-0.005	-1 µA
I <sub>OH</sub>	High-level output (source) current	V <sub>OH</sub> = 0, T <sub>A</sub> = 25°C	-6.5	-14	-6.5	-14		mA
I <sub>OL</sub>	Low-level output (sink) current	V <sub>OL</sub> = V <sub>CC</sub> , T <sub>A</sub> = 25°C	8	16	8	16		mA
I <sub>OZ</sub>	High-impedance-state output current (DO)	V <sub>O</sub> = 5 V, T <sub>A</sub> = 25°C	0.01	3	0.01	3		µA
		V <sub>O</sub> = 0, T <sub>A</sub> = 25°C	-0.01	-3	-0.01	-3		
C <sub>i</sub>	Input capacitance				5		5	pF
C <sub>o</sub>	Output capacitance				5		5	pF

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>†</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

**electrical characteristics over recommended range of operating free-air temperature,  $V_{CC} = 5\text{ V}$ ,  $f_{clock} = 250\text{ kHz}$  (unless otherwise noted)**

## analog and converter section

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>ICR</sub>	Common-mode input voltage range	See Note 3	-0.05			V
$I_{I(\text{stdby})}$ (see Note 4)	Standby input current	$V_I = 5\text{ V}$ at on-channel,		1		$\mu\text{A}$
	Off-channel	$V_I = 0$ at off-channel		-1		
	On-channel	$V_I = 0$ at on-channel,		-1		
	Off-channel	$V_I = 5\text{ V}$ at off-channel		1		
$r_i(\text{REF})$	Input resistance to reference ladder		1.3	2.4	5.9	$\text{k}\Omega$

## total device

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_{CC}$	Supply current	ADC0831		1	2.5	$\text{mA}$
				3	5.2	

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>‡</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

- NOTES: 3. If channel IN – is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that will conduct forward current for analog input voltages one diode drop above  $V_{CC}$ . Care must be taken during testing at low  $V_{CC}$  levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum  $V_{CC}$  of 4.95 volts for all variations of temperature and load.
4. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

**operating characteristics  $V_{CC} = \text{REF} = 5\text{ V}$ ,  $f_{clock} = 250\text{ kHz}$ ,  $t_r = t_f = 20\text{ ns}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>	BI, BC SUFFIX			AI, AC SUFFIX			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Supply-voltage variation error		$V_{CC} = 4.75\text{ V}$ to $5.25\text{ V}$	$\pm 1/16$	$\pm 1/4$		$\pm 1/16$	$\pm 1/4$		LSB
Total unadjusted error (see Note 5)		$V_{ref} = 5\text{ V}$ , $T_A = \text{MIN to MAX}$		$\pm 1/2$			$\pm 1$		LSB
Common-mode error		Differential mode	$\pm 1/16$	$\pm 1/4$		$\pm 1/16$	$\pm 1/4$		LSB
$t_{pd}$ (see Note 6)	Propagation delay time, output data after CLK↓	$C_L = 100\text{ pF}$	650	1500		650	1500		ns
	MSB-first data		250	600		250	600		
$t_{dis}$	Output disable time, DO after CS↑	$C_L = 10\text{ pF}$ , $R_L = 10\text{ k}\Omega$	125	250		125	250		ns
		$C_L = 100\text{ pF}$ , $R_L = 2\text{ k}\Omega$		500			500		
$t_{conv}$	Conversion time (multiplexer addressing time not included)			8			8		clock periods

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

6. The most significant-bit-first data is output directly from the comparator and therefore requires additional delay to allow for comparator response time. Least-significant-bit-first data applies only to ADC0832.

# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

2

Data Acquisition Circuits




FIGURE 1. ADC0832 DATA INPUT TIMING







FIGURE 2. DATA OUTPUT TIMING



LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTE A:  $C_L$  includes probe and jig capacitance.

FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS

TYPICAL CHARACTERISTICS

UNADJUSTED OFFSET ERROR

vs

REFERENCE VOLTAGE




FIGURE 4

LINEARITY ERROR

vs

REFERENCE VOLTAGE




FIGURE 5

LINEARITY ERROR

vs

FREE-AIR TEMPERATURE




FIGURE 6

LINEARITY ERROR

vs

CLOCK FREQUENCY




FIGURE 7

# ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

2

Data Acquisition Circuits

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT  
vs  
FREE-AIR TEMPERATURE




FIGURE 8

SUPPLY CURRENT  
vs  
CLOCK FREQUENCY




FIGURE 9

OUTPUT CURRENT  
vs  
FREE-AIR TEMPERATURE




FIGURE 10

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

D2795, AUGUST 1985—REVISED OCTOBER 1986

- 8-Bit Resolution
- Easy Interface to Microprocessors or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- 4- or 8-Channel Multiplexer Options with Address Logic
- Shunt Regulator Allows Operation with High-Voltage Supplies
- Input Range 0 to 5 V with Single 5-V Supply
- Remote Operation with Serial Data Link
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32  $\mu$ s at  $f_{clock} = 250$  kHz
- Designed to be Interchangeable with National Semiconductor ADC0834 and ADC0838

DEVICE	TOTAL UNADJUSTED ERROR	
	A SUFFIX	B SUFFIX
ADC0834	$\pm 1$ LSB	$\pm 1/2$ LSB
ADC0838	$\pm 1$ LSB	$\pm 1/2$ LSB

## description

These devices are 8-bit successive-approximation analog-to-digital converters each with an input-configurable multichannel multiplexer and serial input/output. The serial input/output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured for single-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


## ADC0834 . . . N DUAL-IN-LINE PACKAGE

### (TOP VIEW)




## ADC0838 . . . N DUAL-IN-LINE PACKAGE

### (TOP VIEW)




## ADC0838 . . . FN CHIP CARRIER PACKAGE

### (TOP VIEW)



functional block diagram



NOTE A: For the ADC0834, D1 is input directly to the D input of SELECT 1, SELECT 0 is forced to a high.

## ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

### functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of a select enable (SE) input, analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal inputs applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting the chip select ( $\overline{CS}$ ) input low. This enables all logic circuits. The  $\overline{CS}$  input must be held low for the complete conversion process. A clock input is received from the processor. On each low-to-high transition of the clock input, the data on the DI input is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit has been shifted into the start location of the multiplexer register, the input channel has been selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress and the DI input to the multiplexer shift register is disabled for the duration of the conversion.

An interval of one clock period is automatically inserted to allow for the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin with the most significant bit (MSB) first.

After eight clock periods the conversion is complete and the SAR Status (SARS) output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If the shift enable (SE) line is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When SE is forced low, the data is then clocked out as LSB-first data. (To output LSB first, the SE control input must first go low, then the data stored in the 9-bit shift register will output with LSB first.) When  $\overline{CS}$  goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired, the  $\overline{CS}$  line must make a high-to-low transition followed by address information.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

## 2


### Data Acquisition Circuits

#### functional description (continued)

The DI and DO pins can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because the DI input is only examined during the multiplexer addressing interval and the DO output is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

#### sequence of operation



ADC0834 MUX ADDRESS CONTROL LOGIC TABLE

MUX ADDRESS			CHANNEL NUMBER			
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L	L	L	+	-		
L	L	H		+	-	
L	H	L	-	+		
L	H	H		-	+	
H	L	L	+			
H	L	H		+		
H	H	L		+		
H	H	H			+	


H = high level, L = low level, - or + = polarity of selected input pin

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

2

Data Acquisition Circuits

## sequence of operation



Data Acquisition Circuits

# **ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL**

## ADC0838 MUX ADDRESS CONTROL LOGIC TABLE

MUX ADDRESS			SELECTED CHANNEL NUMBER								COM
SGL/DIF	ODD/EVEN	SELECT	0	1	2	3	4	5	6	7	
		1	0	0	1	2	3	4	5	6	
L	L	L	L	+	-						
L	L	L	H		+	-	.				
L	L	H	L			+	-				
L	L	H	H					+	-		
L	H	L	L	-	+						
L	H	L	H		-	+					
L	H	H	L			+	-				
L	H	H	H					-	+		
H	L	L	L	+							-
H	L	L	H		+						-
H	L	H	L			+					-
H	L	H	H				+				-
H	H	L	L		+						-
H	H	L	H			+					-
H	H	H	L				+				-
H	H	H	H					+			-

H = high level, L = low level, - or + = polarity of selected input

**absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)**

**NOTES:**

- All voltage values, except differential voltages, are with respect to the network ground terminal.
- Internal zener diodes are connected from the  $V_{CC}$  input to ground and from the  $V+$  input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to  $V_{CC}$  through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the  $V_{CC}$  input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the  $V+$  input.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

## recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	6.3	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
f <sub>clock</sub>	Clock frequency	10	400	kHz	
	Clock duty cycle (see Note 3)	40	60	%	
t <sub>wH(CS)</sub>	Pulse duration, CS high	220			ns
t <sub>su</sub>	Setup time, CS low, SE low, or data valid before clock↑	350			ns
t <sub>h</sub>	Hold time, data valid after clock↑	90			ns
TA	Operating free-air temperature	AI and BI suffixes	-40	85	°C
		AC and BC suffixes	0	70	

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1  $\mu$ s.

## electrical characteristics over recommended range of operating free-air temperature,

V<sub>CC</sub> = V<sub>+</sub> = 5 V, f<sub>clock</sub> = 250 kHz (unless otherwise noted)

### digital section

PARAMETER	TEST CONDITIONS <sup>†</sup>	AI, BI SUFFIX			AC, BC SUFFIX			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>OH</sub>	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -360 $\mu$ A	2.4		2.8				V
	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -10 $\mu$ A	4.5		4.6				
V <sub>OL</sub>	V <sub>CC</sub> = 5.25 V, I <sub>OL</sub> = 1.6 mA		0.4		0.34			V
I <sub>IH</sub>	V <sub>IH</sub> = 5 V	0.005	1		0.005	1		$\mu$ A
I <sub>IL</sub>	V <sub>IL</sub> = 0	-0.005	-1		-0.005	-1		$\mu$ A
I <sub>OH</sub>	I <sub>OH</sub> = 0, TA = 25°C	-6.5	-14		-6.5	-14		mA
I <sub>OL</sub>	V <sub>OL</sub> = V <sub>CC</sub> , TA = 25°C	8	16		8	16		mA
I <sub>OZ</sub>	V <sub>O</sub> = 5 V, TA = 25°C	0.01	3		0.01	3		$\mu$ A
	V <sub>O</sub> = 0, TA = 25°C	-0.01	-3		-0.01	-3		
C <sub>i</sub>			5		5			pF
C <sub>o</sub>			5		5			pF

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified).

<sup>‡</sup>All typical values are at V<sub>CC</sub> = V<sub>+</sub> = 5 V, TA = 25°C.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

electrical characteristics over recommended range of operating free-air temperature,  
 $V_{CC} = V_+ = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

## analog and converter section

PARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{ICR}$ Common-mode input voltage range	See Note 4		-0.05			V
$I_{I(standby)}$ Standby input current (see Note 5)	On-channel	$V_I = 5 \text{ V}$ at on-channel, $V_I = 0 \text{ V}$ at off-channel			1	$\mu\text{A}$
	Off-channel				-1	
	On-channel	$V_I = 0 \text{ V}$ at on-channel, $V_I = 5 \text{ V}$ at off-channel			-1	
	Off-channel				1	
$r_i(\text{ref})$ Input resistance to reference ladder			1.3	2.4	5.9	$\text{k}\Omega$

## total device

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_Z$ Internal zener diode breakdown voltage	$I_I = 15 \text{ mA}$ at $V_+$ pin, See Note 2	6.3	7	8.5	V
$I_{CC}$ Supply current			1	2.5	$\text{mA}$

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $V_+ = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

- NOTES: 2. Internal zener diodes are connected from the  $V_{CC}$  input to ground and from the  $V_+$  input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to  $V_{CC}$  through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the  $V_{CC}$  input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the  $V_+$  input.  
 4. If channel IN - is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that will conduct forward current for analog input voltages one diode drop above  $V_{CC}$ . Care must be taken during testing at low  $V_{CC}$  levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum  $V_{CC}$  of 4.950 volts for all variations of temperature and load.  
 5. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

**operating characteristics**  $V_+ = V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$ ,  $t_r = t_f = 20 \text{ ns}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	BI, BC SUFFIX			AI, AC SUFFIX			UNIT
		MIN	Typ	MAX	MIN	Typ	MAX	
Supply-voltage variation error	$V_{CC} = 4.75 \text{ V}$ to $5.25 \text{ V}$	$\pm 1/16$	$\pm 1/4$		$\pm 1/16$	$\pm 1/4$		LSB
Total unadjusted error (see Note 6)	$V_{ref} = 5 \text{ V}$ , $T_A = \text{MIN to MAX}$		$\pm 1/2$			$\pm 1$		LSB
Common-mode error	Differential mode	$\pm 1/16$	$\pm 1/4$		$\pm 1/16$	$\pm 1/4$		LSB
Change in zero-error from $V_{CC} = 5 \text{ V}$ to internal zener diode operation (see Note 2)	$I_T = 15 \text{ mA}$ at $V_+$ pin, $V_{ref} = 5 \text{ V}$ , $V_{CC}$ open			1			1	LSB
$t_{pd}$ Propagation delay time, output data after $CLK \downarrow$ (see Note 7)	MSB-first data	$C_L = 100 \text{ pF}$		650 1500	650 1500		ns	
	LSB-first data	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$		250 600	250 600			
$t_{dis}$ Output disable time, DO or SARS after $\overline{CS} \uparrow$	$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$	125 250		125 250	500		ns	
					500			
$t_{conv}$ Conversion time (multiplexer addressing time not included)				8	8		clock periods	

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 2. Internal zener diodes are connected from the  $V_{CC}$  input to ground and from the  $V_+$  input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to  $V_{CC}$  through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the  $V_{CC}$  input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the  $V_+$  input.

6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

7. The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DATA INPUT TIMING

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

2

Data Acquisition Circuits

## PARAMETER MEASUREMENT INFORMATION







FIGURE 2. DATA OUTPUT TIMING



LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTE A:  $C_L$  includes probe and jig capacitance.

FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS

**ADC0834A, ADC0838A, ADC0834B, ADC0838B  
A/D PERIPHERALS WITH SERIAL CONTROL**

**TYPICAL CHARACTERISTICS**

UNADJUSTED OFFSET ERROR

vs

REFERENCE VOLTAGE




FIGURE 4

LINEARITY ERROR

vs

REFERENCE VOLTAGE




FIGURE 5

LINEARITY ERROR  
vs  
FREE-AIR TEMPERATURE




FIGURE 6

LINEARITY ERROR  
vs  
CLOCK FREQUENCY




FIGURE 7

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

2

Data Acquisition Circuits




FIGURE 8




FIGURE 9




FIGURE 10

# TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

D2642, FEBRUARY 1986 — REVISED SEPTEMBER 1986



- Total Unadjusted Error . . .  $\pm 0.75$  LSB Max for TL0808 and  $\pm 1.25$  LSB Max for TL0809 Over Temperature Range
- Ideal for Battery Operated, Portable Instrumentation Applications
- Resolution of 8 Bits
- $100 \mu\text{s}$  Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Extremely Low Power Consumption . . . 0.3 mW Typ
- Improved Direct Replacements for ADC0808, ADC0809

## description

The TL0808 and TL0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory. These devices are designed to operate from common microprocessor control buses, with three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 3-volt supply and extremely low power requirements make the TL0808 and TL0809 especially useful for a wide variety of applications including portable battery and LCD applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The TL0808 and TL0809 are characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .




# TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

2

Data Acquisition Circuits

functional block diagram (positive logic)




MULTIPLEXER FUNCTION TABLE

INPUTS			SELECTED ANALOG CHANNEL
ADDRESS		STROBE	
C	B	A	
L	L	L	↑ 0
L	L	H	↑ 1
L	H	L	↑ 2
L	H	H	↑ 3
H	L	L	↑ 4
H	L	H	↑ 5
H	H	L	↑ 6
H	H	H	↑ 7

H = high level, L = low level

↑ = low-to-high transition

## operating sequence



**TL0808, TL0809**  
**LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**

2

Data Acquisition Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) .....	.....	6.5 V
Input voltage range: control inputs .....	.....	-0.3 to 15 V
all other inputs .....	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Operating free-air temperature range .....	.....	-40°C to 85°C
Storage temperature range .....	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package .....	.....	260°C
Case temperature for 10 seconds: FN package .....	.....	260°C

NOTE 1: All voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	f <sub>clock</sub> = 10 kHz to 640 kHz	2.75	.....	5.5	V
	f <sub>clock</sub> = 640 kHz to 1280 kHz	4	.....	5.5	
Clock frequency, f <sub>clock</sub> (see supply voltage recommendation above)	.....	10	.....	1280	kHz
Positive reference voltage, V <sub>ref+</sub> (see Notes 2, 3, and 4)	.....	2.75	V <sub>CC</sub>	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref-</sub> (see Notes 2, 3, and 4)	.....	0	.....	-0.1	V
Differential reference voltage, V <sub>ref+</sub> - V <sub>ref-</sub> (see Note 4)	.....	3	.....	.....	V
High-level input voltage, control inputs, V <sub>IH</sub>	.....	0.7 V <sub>CC</sub>	.....	.....	V
Low-level input voltage, control inputs, V <sub>IL</sub>	.....	.....	0.3 V <sub>CC</sub>	.....	V
Start pulse duration, t <sub>W(S)</sub>	.....	200	.....	.....	ns
Address load control pulse duration, t <sub>W(ALC)</sub>	.....	200	.....	.....	ns
Address setup time, t <sub>su</sub>	.....	50	.....	.....	ns
Address hold time, t <sub>h</sub>	.....	50	.....	.....	ns
Operating free-air temperature, T <sub>A</sub> (see Note 4)	.....	-40	.....	85	°C

NOTES: 2. The accuracy of the conversion will depend on the stability of the reference voltages applied.

- 3. Analog voltages greater than or equal to V<sub>ref+</sub> convert to all highs, and all voltages less than V<sub>ref-</sub> convert to all lows.
- 4. For proper operation of the TL0808 and TL0809 at free-air temperatures below 0°C, V<sub>CC</sub> and (V<sub>ref+</sub> - V<sub>ref-</sub>) should not be less than 3 volts.

**LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS  
WITH 8-CHANNEL MULTIPLEXERS**

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 3\text{ V}$  to  $5.25\text{ V}$  (unless otherwise noted)**

**total device**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_O = -360\text{ }\mu\text{A}$	$V_{CC}-0.4$			V
$V_{OL}$	Data outputs	$I_O = 1.6\text{ mA}$		0.4		V
	End of conversion	$I_O = 1.2\text{ mA}$		0.4		
$I_{OZ}$	Off-state (high-impedance-state) output current	$V_O = V_{CC}$		1		$\mu\text{A}$
		$V_O = 0$		-1		
$I_I$	Control input current at maximum input voltage	$V_I = 15\text{ V}$		1		$\mu\text{A}$
$I_{IL}$	Low-level control input current	$V_I = 0$		-1		$\mu\text{A}$
$I_{CC}$	Supply current	$V_{CC} = 3\text{ V}, f_{clock} = 640\text{ kHz}$	100	500		$\mu\text{A}$
		$V_{CC} = 5\text{ V}, f_{clock} = 640\text{ kHz}$	0.3	3		mA
$C_I$	Input capacitance, control inputs	$T_A = 25^\circ\text{C}$	10	15		$\text{pF}$
$C_O$	Output capacitance, data outputs	$T_A = 25^\circ\text{C}$	10	15		$\text{pF}$
Resistance from pin 12 to pin 16			1	1000		$\text{k}\Omega$

**analog multiplexer**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$I_{on}$	Channel on-state current (see Note 5)	$V_I = 3\text{ V}, f_{clock} = 640\text{ kHz}$		2		$\mu\text{A}$
		$V_I = 0, f_{clock} = 640\text{ kHz}$		-2		
$I_{off}$	Channel off-state current	$V_{CC} = 3\text{ V}, V_I = 3\text{ V}$	10	200		nA
		$T_A = 25^\circ\text{C}, V_I = 0$	-10	-200		
		$V_{CC} = 3\text{ V}$	1			$\mu\text{A}$
		$V_I = 0$		-1		

<sup>†</sup>Typical values are at  $V_{CC} = 3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

NOTE 5: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

## TL0808, TL0809

### LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

operating characteristics,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3\text{ V}$ ,  $V_{REF+} = 3\text{ V}$ ,  $V_{REF-} = 0\text{ V}$ ,  $f_{clock} = 640\text{ kHz}$   
(unless otherwise noted)

2

Data Acquisition Circuits

PARAMETER	TEST CONDITIONS	TL0808			TL0809			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
k <sub>VSV</sub>	Supply voltage sensitivity $V_{CC} = V_{ref+} = 3\text{ V}$ to $5.25\text{ V}$ , $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ , See Note 6		$\pm 0.05$			$\pm 0.05$		%/V
	Linearity error (see Note 7)		$\pm 0.5$			$\pm 1$		LSB
	Zero error (see Note 8)		$\pm 0.5$			$\pm 0.5$		LSB
	Total unadjusted error (See Note 9)	$T_A = 25^\circ\text{C}$	$\pm 0.25$	$\pm 0.5$	$\pm 0.5$	$\pm 1$		LSB
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.75$			$\pm 1.25$	
t <sub>en</sub>	Output enable time $C_L = 50\text{ pF}$ , $R_L = 10\text{ k}\Omega$		80	250		80	250	ns
t <sub>dis</sub>	Output disable time $C_L = 10\text{ pF}$ , $R_L = 10\text{ k}\Omega$		105	250		105	250	ns
t <sub>conv</sub>	Conversion time See Note 10		90	100	116	90	110	116
	Delay time, t <sub>d(EOC)</sub> end of conversion output		0	14.5		0	14.5	$\mu\text{s}$

<sup>†</sup>Typical values for all except supply voltage sensitivity are at  $V_{CC} = 3\text{ V}$ , and all are at  $T_A = 25^\circ\text{C}$ .

NOTES: 6. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and  $V_{ref+}$  are varied together and the change in accuracy is measured with respect to full-scale.

7. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.

8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.

10. Refer to the operating sequence diagram.

11. For clock frequencies other than 640 kHz, t<sub>d(EOC)</sub> maximum is 8 clock periods plus 2  $\mu\text{s}$ .

## PRINCIPLES OF OPERATION

The TL0808 and TL0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

**multiplexer**

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the End-of-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

**converter**

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch  $S_C$  and all  $S_T$  switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the  $V_{CC}$  voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF+. If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF+ through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 1. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM



# TL182, TL185, TL188, TL191 BI-MOS SWITCHES

D2234, JUNE 1976—REVISED SEPTEMBER 1986

- Functionally Interchangeable with Siliconix DG182, DG185, DG188, DG191 with Same Terminal Assignments
- Monolithic Construction
- Adjustable Reference Voltage
- JFET Inputs
- Uniform On-State Resistance for Minimum Signal Distortion
- $\pm 10\text{-V}$  Analog Voltage Range
- TTL, MOS, and CMOS Logic Control Compatibility

## description

The TL182, TL185, TL188, and TL191 are monolithic high-speed analog switches using BI-MOS technology. They comprise JFET-input buffers, level translators, and output JFET switches. The TL182 switches are SPST; the TL185 switches are SPDT. The TL188 is a pair of complementary SPST switches as is each half of the TL191.

A high level at a control input of the TL182 turns the associated switch off. A high level at a control input of the TL185 turns the associated switch on. For the TL188, a high level at the control input turns the associated switches S1 on and S2 off.

The threshold of the input buffer is determined by the voltage applied to the reference input ( $V_{ref}$ ). The input threshold is related to the reference input by the equation  $V_{th} = V_{ref} + 1.4\text{ V}$ . Thus, for TTL compatibility, the  $V_{ref}$  input is connected to ground. The JFET input makes the device compatible with bipolar, MOD, and CMOS logic families. Threshold compatibility may, again, be determined by  $V_{th} = V_{ref} + 1.4\text{ V}$ .

The output switches are junction field-effect transistors featuring low on-state resistance and high off-state resistance. The monolithic structure ensures uniform matching.

BI-MOS technology is a major breakthrough in linear integrated circuit processing. BI-MOS can have ion-implanted JFETs, p-channel MOS-FETs, plus the usual bipolar components all on the same chip. BI-MOS allows circuit designs that previously have been available only as expensive hybrids to be monolithic.

Devices with an "M" suffix are characterized for operation from  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ , those with an "I" suffix are characterized for operation from  $-25^\circ\text{C}$  to  $85^\circ\text{C}$ , and those with a "C" suffix are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2

**TL182**  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

1S	1	14	2S
1D	2	13	2D
NC	3	12	NC
NC	4	11	NC
1A	5	10	2A
VCC	6	9	VEE
VLL	7	8	Vref

**TL185**  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

1D1	1	16	1S1
NC	2	15	1A
1D2	3	14	VEE
1S2	4	13	Vref
2S1	5	12	VLL
2D1	6	11	VCC
NC	7	10	2A
2D2	8	9	2S2

**TL188**  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

NC	1	14	NC
NC	2	13	NC
D1	3	12	D2
S1	4	11	S2
A	5	10	NC
VCC	6	9	VEE
VLL	7	8	Vref

**TL191**  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

1D1	1	16	1S1
NC	2	15	1A
1D2	3	14	VEE
1S2	4	13	Vref
2S2	5	12	VLL
2D2	6	11	VCC
NC	7	10	2A
2D1	8	9	2S1

NC—No internal connection

Copyright © 1984, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## TL182, TL185 BI-MOS SWITCHES


2

Data Acquisition Circuits

schematic (each channel)



symbol




FUNCTION TABLE  
(EACH HALF)


INPUT	SWITCH
A	S
L	ON (CLOSED)
H	OFF (OPEN)

## TL185 TWIN DPST SWITCH

schematic (each channel)



symbol



FUNCTION TABLE  
(EACH HALF)


INPUT	SWITCHES SW1 AND SW2
A	OFF (OPEN)
L	ON (CLOSED)
H	ON (CLOSED)

**TL188, TL191  
BI-MOS SWITCHES**


2

**TL188 DUAL COMPLEMENTARY SPST SWITCH**

schematic



symbol




FUNCTION TABLE


INPUT A	SW1	SW2
L	OFF (OPEN)	ON (CLOSED)
H	ON (CLOSED)	OFF (OPEN)

**TL191 TWIN DUAL COMPLEMENTARY SPST SWITCH**

schematic (each channel)



symbol



FUNCTION TABLE


INPUT A	SW1	SW2
L	OFF (OPEN)	ON (CLOSED)
H	ON (CLOSED)	OFF (OPEN)

Data Acquisition Circuits

## **TL182, TL185, TL188, TL191 BI-MOS SWITCHES**

## **functional block diagram**

2



See the preceding two pages for operation of the switches.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Positive supply to negative supply voltage, $V_{CC} - V_{EE}$	36 V
Positive supply voltage to either drain, $V_{CC} - V_D$	33 V
Drain to negative supply voltage, $V_D - V_{EE}$	33 V
Drain to source voltage, $V_D - V_S$	$\pm 22$ V
Logic supply to negative supply voltage, $V_{LL} - V_{EE}$	36 V
Logic supply to logic input voltage, $V_{LL} - V_I$	33 V
Logic supply to reference voltage, $V_{LL} - V_{ref}$	33 V
Logic input to reference voltage, $V_I - V_{ref}$	33 V
Reference to negative supply voltage, $V_{ref} - V_{EE}$	27 V
Reference to logic input voltage, $V_{ref} - V_I$	2 V
Current (any terminal)	30 mA
Operating free-air temperature range:	
TL182M, TL185M, TL188M, TL191M	-55°C to 125°C
TL182I, TL185I, TL188I, TL191I	-25°C to 85°C
TL182C, TL185C, TL188C, TL191C	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

**electrical characteristics,  $V_{CC} = 15 \text{ V}$ ,  $V_{EE} = -15 \text{ V}$ ,  $V_{LL} = 5 \text{ V}$ ,  $V_{ref} = 0 \text{ V}$**

PARAMETER	TEST CONDITIONS	TL1_M		TL1_I		TL1_C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{IH}$	High-level control input voltage			$T_A = \text{MIN TO MAX}$	$V_{ref} + 2$	$V_{ref} + 2$	$V_{ref} + 2$	V
$V_{IL}$	Low-level control input voltage			$T_A = \text{MIN to MAX}$	$V_{ref} + 0.8$	$V_{ref} + 0.8$	$V_{ref} + 0.8$	V
$I_{IH}$	$V_I = 5 \text{ V}$	$T_A = 25^\circ\text{C}$		10	10	20	20	$\mu\text{A}$
		$T_A = \text{MAX}$		20	20	20	20	
$I_{IL}$	Low-level control input current	$V_I = 0$		$T_A = \text{MIN to MAX}$	-250	-250	-250	$\mu\text{A}$
$I_{D(\text{off})}$	Off-state drain current	$V_D = 10 \text{ V}$ , $V_S = -10 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$		$T_A = 25^\circ\text{C}$		5	5	nA
		$T_A = \text{MAX}$		100	100	100	100	
$I_{S(\text{off})}$	Off-state source current	$V_D = -10 \text{ V}$ , $V_S = 10 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$		$T_A = 25^\circ\text{C}$		5	5	nA
		$T_A = \text{MAX}$		100	100	100	100	
$I_{D(\text{on})} + I_{S(\text{on})}$	On-state channel leakage current	$V_D = -10 \text{ V}$ , $V_S = -10 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$		$T_A = 25^\circ\text{C}$		-10	-10	nA
		$T_A = \text{MAX}$		-200	-200	-200	-200	
$r_{DS(\text{on})}$	Drain-to-source on-state resistance	$V_D = -10 \text{ V}$ , $I_S = 1 \text{ mA}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$	TL182,	$T_A = \text{MIN to } 25^\circ\text{C}$	75	100	100	$\Omega$
			TL188	$T_A = \text{MAX}$	100	150	150	
			TL185,	$T_A = \text{MIN to } 25^\circ\text{C}$	125	150	150	
			TL191	$T_A = \text{MAX}$	250	300	300	
$I_{CC}$	Supply current from $V_{CC}$	Both control inputs at 0 V		$T_A = 25^\circ\text{C}$	1.5	1.5	1.5	mA
$I_{EE}$	Supply current from $V_{EE}$				-5	-5	-5	
$I_{LL}$	Supply current from $V_{LL}$				4.5	4.5	4.5	
$I_{ref}$	Reference current				-2	-2	-2	
$I_{CC}$	Supply current from $V_{CC}$	Both control inputs at 5 V		$T_A = 25^\circ\text{C}$	1.5	1.5	1.5	mA
$I_{EE}$	Supply current from $V_{EE}$				-5	-5	-5	
$I_{LL}$	Supply current from $V_{LL}$				4.5	4.5	4.5	
$I_{ref}$	Reference current				-2	-2	-2	

**switching characteristics,  $V_{CC} = 10 \text{ V}$ ,  $V_{EE} = -20 \text{ V}$ ,  $V_{LL} = 5 \text{ V}$ ,  $V_{ref} = 0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TL1_M			TL1_I			UNIT
		TYP	TYP	TYP	TYP	TYP	TYP	
$t_{on}$	Turn-on time	$R_L = 300 \Omega$ , $C_L = 30 \text{ pF}$ , Figure 1		175	175	175	ns	
				350	350	350		
$t_{off}$	Turn-off time							


TL182, TL185, TL188, TL191  
BI-MOS SWITCHES

# TL182, TL185, TL188, TL191 BI-MOS SWITCHES


## PARAMETER MEASUREMENT INFORMATION

2

Data Acquisition Circuits



### TEST CIRCUIT



NOTE: A. The solid waveform applies for TL185 and SW1 of TL185 and TL191; the dashed waveform applies for TL182 and SW2 of TL185 and TL191.  
 B.  $V_O$  is the steady-state output with the switch on. Feed through via the gate capacitance may result in spikes (not shown) at the leading and trailing edges of the output waveform.

FIGURE 1. VOLTAGE WAVEFORMS

# TL500C THRU TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

D2477, DECEMBER 1979—REVISED DECEMBER 1986

## TL500C/TL501C ANALOG PROCESSORS

- True Differential Inputs
- Automatic Zero
- Automatic Polarity
- High Input Impedance . . .  $10^9$  Ohms  
Typically

### TL500C CAPABILITIES

- Resolution . . . 14 Bits (with TL502C)
- Linearity Error . . . 0.001%
- 4 1/2-Digit Readout Accuracy with External Precision Reference

### TL501C CAPABILITIES

- Resolution . . . 10-13 Bits (with TL502C)
- Linearity Error . . . 0.01%
- 3 1/2-Digit Readout Accuracy

## TL502C/TL503C DIGITAL PROCESSORS

- Fast Display Scan Rates
- Internal Oscillator May Be Driven or Free-Running
- Interdigit Blanking
- Over-Range Blanking
- 4 1/2-Digit Display Circuitry
- High-Sink-Current Digit Driver for Large Displays

### TL502C CAPABILITIES

- Compatible with Popular Seven-Segment Common-Anode Displays
- High-Sink-Current Segment Driver for Large Displays

### TL503C CAPABILITIES

- Multiplexed BCD Outputs
- High-Sink-Current BCD Outputs



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### description

The TL500C and TL501C analog processors and TL502C and TL503C digital processors provide the basic functions for a dual-slope-integrating analog-to-digital converter.

The TL500C and TL501C contain the necessary analog switches and decoding circuits, reference voltage generator, buffer, integrator, and comparator. These devices may be controlled by the TL502C, TL503C, by discrete logic, or by a software routine in a microprocessor.

The TL502C and TL503C each includes oscillator, counter, control logic, and digit enable circuits. The TL502C provides multiplexed outputs for seven-segment displays, while the TL503C has multiplexed BCD outputs.

When used in complementary fashion, these devices form a system that features automatic zero-offset compensation, true differential inputs, high input impedance, and capability for 4 1/2-digit accuracy. Applications include the conversion of analog data from high-impedance sensors of pressure, temperature, light, moisture, and position. Analog-to-digital-logic conversion provides display and control signals for weight scales, industrial controllers, thermometers, light-level indicators, and many other applications.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1979, Texas Instruments Incorporated

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TL500C THRU TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

## principles of operation

The basic principle of dual-slope-integrating converters is relatively simple. A capacitor,  $C_X$ , is charged through the integrator from  $V_{CT}$  for a fixed period of time at a rate determined by the value of the unknown voltage input. Then the capacitor is discharged at a fixed rate (determined by the reference voltage) back to  $V_{CT}$  where the discharge time is measured precisely. The relationship of the charge and discharge values are shown below (see Figure 1).

$$V_{CX} = V_{CT} - \frac{V_I t_1}{R_X C_X} \quad \text{Charge} \quad (1)$$

$$V_{CT} = V_{CX} - \frac{V_{ref} t_2}{R_X C_X} \quad \text{Discharge} \quad (2)$$

Combining equations 1 and 2 results in:

$$\frac{V_I}{V_{ref}} = -\frac{t_2}{t_1} \quad (3)$$

where:

$V_{CT}$  = Comparator (offset) threshold voltage

$V_{CX}$  = Voltage change across  $C_X$  during  $t_1$  and during  $t_2$  (equal in magnitude)

$V_I$  = Average value of input voltage during  $t_1$

$t_1$  = Time period over which unknown voltage is integrated

$t_2$  = Unknown time period over which a known reference voltage is integrated.

Equation (3) illustrates the major advantages of a dual-slope converter:

- Accuracy is not dependent on absolute values of  $t_1$  and  $t_2$ , but is dependent on their ratios. Long-term clock frequency variations will not affect the accuracy.
- Offset values,  $V_{CT}$ , are not important.

The BCD counter in the digital processor (see Figure 2) and the control logic divide each measurement cycle into three phases. The BCD counter changes at a rate equal to one-half the oscillator frequency.

## auto-zero phase

The cycle begins at the end of the integrate-reference phase when the digital processor applies low levels to inputs A and B of the analog processor. If the trigger input is at a high level, a free-running condition exists and continuous conversions are made. However, if the trigger input is low, the digital processor stops the counter at 20,000, entering a hold mode. In this mode, the processor samples the trigger input every 4000 oscillator pulses until a high level is detected. When this occurs, the counter is started again and is carried to completion at 30,000. The reference voltage is stored on reference capacitor  $C_{ref}$ , comparator offset voltage is stored on integration capacitor  $C_X$ , and the sum of the buffer and integrator offset voltages is stored on zero capacitor  $C_Z$ . During the auto-zero phase, the comparator output is characterized by an oscillation (limit cycle) of indeterminate waveform and frequency that is filtered and d-c shifted by the level shifter.

## integrate-input phase

The auto-zero phase is completed at a BCD count of 30,000, and high levels are applied to both control inputs to initiate the integrate-input phase. The integrator charges  $C_X$  for a fixed time of 10,000 BCD counts at a rate determined by the input voltage. Note that during this phase, the analog inputs see only the high impedance of the noninverting operational amplifier input. Therefore, the integrator responds only to the difference between the analog input terminals, thus providing true differential inputs.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TL500C THRU TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

2


Data Acquisition Circuits

## integrate-reference phase

At a BCD count of  $39,999 + 1 = 40,000$  or 0, the integrate-input phase is terminated and the integrate-reference phase is begun by sampling the comparator output. If the comparator output is low corresponding to a negative average analog input voltage, the digital processor applies a low and a high to inputs A and B, respectively, to apply the reference voltage stored on  $C_{ref}$  to the buffer. If the comparator output is high corresponding to a positive input, inputs A and B are made high and low, respectively, and the negative of the stored reference voltage is applied to the buffer. In either case, the processor automatically selects the proper logic state to cause the integrator to ramp back toward zero at a rate proportional to the reference voltage. The time required to return to zero is measured by the counter in the digital processor. The phase is terminated when the integrator output crosses zero and the counter contents are transferred to the register, or when the BCD counter reaches 20,000 and the over-range indication is activated. When activated, the over-range indication blanks all but the most significant digit and sign.


Seventeen parallel bits (4-1/2 digits) of information are strobed into the buffer register at the end of the integration phase. Information for each digit is multiplexed out to the BCD outputs (TL503C) or the seven-segment drivers (TL502C) at a rate equal to the oscillator frequency divided by 400.

## BCD COUNTER VALUES



\*This step is the voltage at pin 2 with respect to analog ground.

**FIGURE 1. VOLTAGE WAVEFORMS AND TIMING DIAGRAM**



NOTES: A. Pin 18 of the TL502 provides an output of  $f_{osc}$  (oscillator frequency) + 20,000.

B. The trigger input assumes a high level if not externally connected.

FIGURE 2. BLOCK DIAGRAM OF BASIC ANALOG-TO-DIGITAL CONVERTER USING TL500C OR TL501C and TL502C or TL503C

MODE	ANALOG INPUT	COMPARATOR	CONTROLS A AND B	ANALOG SWITCHES CLOSED
Auto Zero	X	Oscillation	L L	S3, S4, S7, S9, S10
Hold <sup>†</sup>		H	H H	S1, S2
		L		
Integrate Input	Positive	L <sup>‡</sup>	L H	S3, S6, S7
Integrate Reference	X	H <sup>‡</sup>	H L	S3, S5, S8

H = High, L = low, X = Irrelevant

<sup>†</sup>If the trigger input is low at the beginning of the auto-zero cycle, the system will enter the hold mode. A high level (or open circuit) will signal the digital processor to continue or resume normal operation.


<sup>‡</sup>This is the state of the comparator output as determined by the polarity of the analog input during the integrate input phase.

**description of analog processors**

The TL500C and TL501C analog processors are designed to automatically compensate for internal zero offsets, integrate a differential voltage at the analog inputs, integrate a voltage at the reference input in the opposite direction, and provide an indication of zero-voltage crossing. The external control mechanism may be a microcomputer and software routing, discrete logic, or a TL502C or TL503C controller. The TL500C and TL501C are designed primarily for simple, cost-effective, dual-slope analog-to-digital converters. Both devices feature true differential analog inputs, high input impedance, and an internal reference-voltage source. The TL500C provides 4-1/2-digit readout accuracy when used with a precision external reference voltage. The TL501C provides 100-ppm linearity error and 3-1/2-digit accuracy capability. These devices are manufactured using TI's advanced technology to produce JFET, MOSFET, and bipolar devices on the same chip. The TL500C and TL501C are intended for operation over the temperature range of 0°C to 70°C.

**J DUAL-IN-LINE PACKAGE**

(TOP VIEW)	
ANALOG INPUT 1	1 18 C <sub>Z</sub>
ANALOG INPUT 2	2 17
REF OUTPUT	3 16 V <sub>CC</sub> +
REF INPUT	4 15 BUFFER OUTPUT
ANALOG GND	5 14 INTEGRATOR INPUT
C <sub>ref</sub> +	6 13 INTEGRATOR OUTPUT
C <sub>ref</sub> -	7 12 V <sub>CC</sub> -
CONTROL B INPUT	8 11 DIGITAL COMMON
CONTROL A INPUT	9 10 COMPARATOR OUTPUT

**schematics of inputs and outputs****absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Positive supply voltage, V <sub>CC</sub> + (see Note 1) . . . . .	18 V
Negative supply voltage, V <sub>CC</sub> - . . . . .	-18 V
Input voltage, V <sub>I</sub> . . . . .	±V <sub>CC</sub>
Comparator output voltage range (see Note 2) . . . . .	0 V to V <sub>CC</sub> +
Comparator output sink current (see Note 2) . . . . .	20 mA
Buffer, reference, or integrator output source current (see Note 2) . . . . .	10 mA
Total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1025 mW
Operating free-air temperature range . . . . .	-0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

- NOTES: 1. Voltage values, except differential voltages, are with respect to the analog ground common pin tied together.  
 2. Buffer, integrator, and comparator outputs are not short-circuit protected.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves, Appendix A. TL500C and TL501C chips are glass mounted.

# TL500C, TL501C ANALOG PROCESSORS

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, $V_{CC+}$		7	12	15	V
Negative supply voltage, $V_{CC-}$		-9	-12	-15	V
Reference input voltage, $V_{ref(1)}$		0.1	5	V	
Analog input voltage, $V_I$				$\pm 5$	V
Differential analog input voltage, $V_{ID}$				10	V
High-level input voltage, $V_{IH}$	Control inputs	2			V
Low-level input voltage, $V_{IL}$	Control inputs			0.8	V
Peak positive integrator output voltage, $V_{OM+}$		+9			V
Peak negative integrator output voltage, $V_{OM-}$		-5			V
Full scale input voltage				2 $V_{ref}$	
Autozero and reference capacitors, $C_Z$ and $C_{ref}$		0.2			$\mu F$
Integrator capacitor, $C_X$		0.2			$\mu F$
Integrator resistor, $R_X$		15	100		k $\Omega$
Integrator time constant, $R_X C_X$		See Note 4			
Free-air operating temperature, $T_A$		0	70		$^{\circ}C$
Maximum conversion rate with TL502 or TL503		3	12.5		conv/sec

system electrical characteristics at  $V_{CC\pm} = \pm 12$  V,  $V_{ref} = 1,000 \pm 0.03$  mV,  $T_A = 25^{\circ}C$  (unless otherwise noted) (see Figure 3)

PARAMETER	TEST CONDITIONS	TL501C			TL500C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Zero error		50	300		10	30		$\mu V$
Linearity error relative to full scale	$V_I = -2$ V to 2 V	0.005	0.05		0.001	0.005		%FS
Full scale temperature coefficient	$T_A = 0^{\circ}C$ to $70^{\circ}C$	6			6			ppm/ $^{\circ}C$
Temperature coefficient of zero error	$T_A = 0^{\circ}C$ to $70^{\circ}C$	4			1			$\mu V/^{\circ}C$
Rollover error <sup>†</sup>		200	500		30	100		$\mu V$
Equivalent peak-to-peak input noise voltage		20			20			$\mu V$
Analog input resistance	Pin 1 or 2	10 <sup>9</sup>			10 <sup>9</sup>			$\Omega$
Common-mode rejection ratio	$V_{IC} = -1$ V to +1 V	86			90			dB
Current into analog input	$V_I = \pm 5$ V	50			50			pA
Supply voltage rejection ratio		90			90			dB

<sup>†</sup>Rollover error is the voltage difference between the conversion results of the full-scale positive 2 volts and the full-scale negative 2 volts.  
NOTE 4. The minimum integrator time constant may be found by use of the following formula:

$$\text{Minimum } R_X C_X = \frac{V_{ID} (\text{full scale}) t_1}{|V_{OM-}| - V_I(\text{pin 2})}$$

where

$V_{ID}$  = voltage at pin with respect to pin 2

$V_I(\text{pin 2})$  = voltage at pin 2 with respect to analog ground

$t_1$  = input integration time seconds

electrical characteristics at  $V_{CC\pm} = \pm 12$  V,  $V_{ref} = 1$  V,  $T_A = 25^\circ C$  (see Figure 3)

**integrator and buffer operational amplifiers**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage		15		mV
$I_{IB}$	Input bias current		50		pA
$V_{OM+}$	Positive output voltage swing		9	11	V
$V_{OM-}$	Negative output voltage swing		-5	-7	V
$A_{VD}$	Voltage amplification		110		dB
$B_1$	Unity-gain bandwidth		3		MHz
CMRR	Common mode rejection	$V_{IC} = -1$ V to +1 V	100		dB
SR	Output slew rate		5		V/ $\mu$ s

**comparator**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage		15		mV
$I_{IB}$	Input bias current		50		pA
$A_{VD}$	Voltage amplification		100		dB
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.6$ mA	200	400	mV
$I_{OH}$	High-level output current	$V_{OH} = 3$ V	5	20	nA

**voltage reference output**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ref(0)}$	Reference voltage	1.12	1.22	1.32	V
$\alpha V_{ref}$	Reference-voltage temperature coefficient		80		ppm/ $^\circ$ C
$r_o$	Reference output resistance		3		$\Omega$

**logic control section**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{IH}$	$V_{IH} = 2$ V		1	10	$\mu$ A
$I_{IL}$	$V_{IL} = 0.8$ V		-40	-300	$\mu$ A

**total device**


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC+}$	Positive supply current		15	20	mA
$I_{CC-}$	Negative supply current		12	18	mA

# TL500C, TL501C ANALOG PROCESSORS

2

Data Acquisition Circuits

## PARAMETER MEASUREMENT INFORMATION



NOTES: C. Tests are started approximately 5 seconds after power-on.

D. Capacitors used are TRW's X363UW polypropylene or equivalent for  $C_X$ ,  $C_{ref}$ , and  $C_Z$ ; however for  $C_{ref}$  and  $C_Z$  film-dielectric capacitors may be substituted.

FIGURE 3. TEST CIRCUIT CONFIGURATION

### external-component selection guide

The autozero capacitor  $C_Z$  and reference capacitor  $C_{ref}$  should be within the recommended range of operating conditions and should have low-leakage characteristics. Most film-dielectric capacitors and some tantalum capacitors provide acceptable results. Ceramic and aluminum capacitors are not recommended because of their relatively high-leakage characteristics.

The integrator capacitor  $C_X$  should also be within the recommended range and must have good voltage linearity and low dielectric absorption. A polypropylene-dielectric capacitor similar to TRW's X363UW is recommended for 4-1/2-digit accuracy. For 3-1/2-digit applications, polyester, polycarbonate, and other film dielectrics are usually suitable. Ceramic and electrolytic capacitors are not recommended.

Stray coupling from the comparator output to any analog pin (in order of importance 17, 18, 14, 7, 6, 13, 1, 2, 15) must be minimized to avoid oscillations. In addition, all power supply pins should be bypassed at the package, for example, by a  $0.01\text{-}\mu\text{F}$  ceramic capacitor.

Analog and digital common are internally isolated and may be at different potentials. Digital common can be within 4 volts of positive or negative supply with the logic decode still functioning properly.

The time constant  $R_X C_X$  should be kept as near the minimum value as possible and is given by the formula:

$$\text{Minimum } R_X C_X = \frac{V_{ID} (\text{full scale}) t_1}{|V_{OM} - | - V_I(\text{pin}2)|}$$

where:

$V_{ID}(\text{full scale})$  = Voltage on pin 1 with respect to pin 2

$t_1$  = Input integration time in seconds

$V_I(\text{pin } 2)$  = Voltage on pin 2 with respect to analog ground

# TL502C, TL503C DIGITAL PROCESSORS

## description of digital processors

The TL502C and TL503C are control logic devices designed to complement the TL500C and TL501C analog processors. They feature interdigit blanking, over-range blanking, an internal oscillator, and a fast display scan rate. The internal-oscillator input is a Schmitt trigger circuit that can be driven by an external clock pulse or provide its own time base with the addition of a capacitor. The typical oscillator frequency is 120 kHz with a 470-picofarad capacitor connected between the oscillator input and ground.



The TL502C provides seven-segment-display output drivers capable of sinking 100 milliamperes and compatible with popular common-anode displays. The TL503C has four BCD output drivers capable of 100-millampere sink currents. The code (see next page and Figure 4) for each digit is multiplexed to the output drivers in phase with a pulse on the appropriate digit-enable line at a digit rate equal to  $f_{osc}$ , divided by 200. Each digit-enable output is capable of sinking 20-milliamperes.

The comparator input of each device, in addition to monitoring the output of the zero-crossing detector in the analog processor, may be used in the display test mode to check for wiring and display faults. A high logic level (2 to 6.5 volts) at the trigger input with the comparator input at or below 6.5 volts starts the integrate-input phase. Voltage levels equal to or greater than 7.9 volts on both the trigger and comparator inputs clear the system and set the BCD counter to 20,000. When normal operation resumes, the conversion cycle is restarted at the auto zero phase.

These devices are manufactured using I<sup>2</sup>L and bipolar techniques. The TL502C and TL503C are intended for operation from 0°C to 70°C.

TABLE OF SPECIAL FUNCTIONS  
 $V_{CC} = 5 V \pm 10\%$

TRIGGER INPUT	COMPARATOR INPUT	FUNCTION
$V_I \leq 0.8 V$	$V_I \leq 6.5 V$	Hold at auto-zero cycle after completion of conversion
$2 V \leq V_I \leq 6.5 V$	$V_I \leq 6.5 V$	Normal operation (continuous conversion)
$V_I \leq 6.5 V$	$V_I \geq 7.9 V$	Display Test: All BCD outputs high
$V_I \geq 7.9 V$	$V_I \leq 6.5 V$	Internal Test
Both inputs to go $V_I \geq 7.9 V$ simultaneously		System clear: Sets BCD counter to 20,000. When normal operation is resumed, cycle begins with Auto Zero.



† Pin 18 of TL502 provides an output of  $f_{osc}$  (oscillator frequencies)  
‡ 20,000.

‡D5, the most significant bit, is also the sign bit.

# TL502C, TL503C DIGITAL PROCESSORS

2

Data Acquisition Circuits

DIGIT 5 (MOST SIGNIFICANT DIGIT) CHARACTER CODES


CHARACTER	TL502C SEVEN-SEGMENT LINES							TL503C BCD OUTPUT LINES			
	A	B	C	D	E	F	G	Q3	Q2	Q1	Q0
+	H	H	H	H	L	L	L	8	4	2	1
+1	H	L	L	H	L	L	L	H	H	H	L
-	L	H	H	L	H	H	L	H	L	H	H
-1	L	L	L	L	H	H	L	H	H	H	H

DIGITS 1 THRU 4 NUMERIC CODE (See Figure 4)

NUMBER	TL502C SEVEN-SEGMENT LINES							TL503C BCD OUTPUT LINES			
	A	B	C	D	E	F	G	Q3	Q2	Q1	Q0
0	L	L	L	L	L	L	H	L	L	L	L
1	H	L	L	H	H	H	H	L	L	L	H
2	L	L	H	L	L	H	L	L	L	H	L
3	L	L	L	H	H	H	L	L	L	H	H
4	H	L	L	H	H	L	L	L	H	L	L
5	L	H	L	L	H	L	L	L	H	L	H
6	L	H	L	L	L	L	L	L	H	H	L
7	L	L	L	H	H	H	H	L	H	H	H
8	L	L	L	L	L	L	L	H	L	L	L
9	L	L	L	L	H	L	L	H	L	L	H

H = high level, L = low level

## schematics of inputs and outputs



**TL502C, TL503C  
DIGITAL PROCESSORS**

**2**

**absolute maximum ratings**

Supply voltage, $V_{CC}$ (see Note 5)	7	V
Input voltage, $V_I$	Oscillator Comparator or Trigger	5.5 9
Output current	BCD or Segment drivers Digit-enable outputs Pin 18 (TLC502 only)	120 40 20
Total power dissipation at (or below) 30°C free-air temperature (see Note 6)	1100	mW
Operating free-air temperature range	0 to 70	°C
Storage temperature range	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260	°C

NOTES: 5. Voltage values are with respect to the network ground terminal.

6. For operation above 30°C free-air temperature, derate linearly at the rate of 9.2 mW/°C.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	5.5	V
High-level input voltage, $V_{IH}$	Comparator and trigger inputs	2		V
Low-level input voltage, $V_{IL}$	Comparator and trigger inputs		0.8	V
Operating free-air temperature	0	70		°C

## electrical characteristics at 25°C free-air temperature


PARAMETER	TERMINAL	TEST CONDITIONS	TL502C			TL503C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>IK</sub>	Input clamp voltage	All inputs	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -12 mA	-0.8	-1.5	-0.8	-1.5	-1.5	V
V <sub>T+</sub>	Positive-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V		1.5		1.5		V
V <sub>T-</sub>	Negative-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V		0.9		0.9		V
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	Oscillator	V <sub>CC</sub> = 5 V	0.4	0.6	0.8	0.4	0.6	0.8
I <sub>T+</sub>	Input current at positive-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V	-40	-94	-170	-40	-94	-170
I <sub>T-</sub>	Input current at negative-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V	40	117	170	40	117	170
V <sub>OH</sub>	High-level output voltage	Digit enable	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = 0	4.15	4.4	4.15	4.4	4.4	V
		Pin 18 (TL502C only)		4.25	4.4				
		Control A and B		4.25	4.4	4.25	4.4	4.4	
V <sub>OL</sub>	Low-level output voltage	Digit enable	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA			0.2	0.5	V
		Pin 18 (TL502C only)		I <sub>OL</sub> = 10 mA	0.15	0.4			
		Control A and B		I <sub>OL</sub> = 2 mA	0.088	0.4	0.088	0.4	
		Segment drivers		I <sub>OL</sub> = 100 mA	0.17	0.3			
		BCD drivers		I <sub>OL</sub> = 100 mA			0.17	0.3	
I <sub>I</sub>	Input current	Comparator, Trigger	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V		65	100	65	100	μA
		Oscillator			1		1		
I <sub>IH</sub>	High-level input current	Comparator, Trigger	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.4 V		-0.6	-1	-0.6	-1	mA
		Oscillator			0.5		0.5		
I <sub>IL</sub>	Low-level input voltage	Oscillator	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.1	-0.17	-0.1	-0.17	mA
		Comparator, Trigger			-1	-1.6	-1	-1.6	
I <sub>OH</sub>	High-level output current (Output transistor off)	Digit enable	V <sub>CC</sub> = 4.5 V	V <sub>O</sub> = 0.5 V,	-2.5	-4	-2.5	-4	mA
		Pin 18 (TL502C only)		V <sub>O</sub> = 0.5 V	-0.5	-0.9			
		Control A and B		V <sub>O</sub> = 0.5 V	-0.25	-0.4	-0.25	-0.4	
		Segment drivers		V <sub>O</sub> = 5.5 V		0.25			
		BCD drivers		V <sub>O</sub> = 5.5 V				0.25	
I <sub>OL</sub>	Low-level output current (Output transistor on)	Digit enable	V <sub>CC</sub> = 4.5 V, V <sub>O</sub> = 3.55 V	18	23				mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub>	V <sub>CC</sub> = 5.5 V	73	110	73	110	110	mA

**special functions<sup>†</sup> operating characteristics at 25°C free-air temperature**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 8.55 V	1.2	1.8	mA	
	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 6.25 V			0.5	mA

<sup>†</sup>The comparator and trigger inputs may be used in the normal mode or to perform special functions. See the Table of Special Functions.

**TYPICAL APPLICATION DATA**



NOTE E: The BCD or seven-segment driver outputs are present for a particular digit slightly before the falling edge of that digit enable.

**FIGURE 4. TL502C, TL503C DIGIT TIMING WITH 120-kHz CLOCK SIGNAL AT OSCILLATOR INPUT**

## 2


### Data Acquisition Circuits

# TL505C ANALOG-TO-DIGITAL CONVERTER

D2366, OCTOBER 1977—REVISED SEPTEMBER 1986

- 3-Digit Accuracy (0.1%)
- 10-Bit Resolution
- Automatic Zero
- Internal Reference Voltage
- Single-Supply Operation
- High-Impedance MOS Input
- Designed for Use with TMS1000 Type Microprocessors for Cost-Effective High-Volume Applications
- BI-MOS Technology
- Only 40 mW Typical Power Consumption

2



Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## description


The TL505C is an analog-to-digital converter building block designed for use with TMS1000 type microprocessors. It contains the analog elements (operational amplifier, comparator, voltage reference, analog switches, and switch drivers) necessary for a unipolar automatic-zeroing dual-slope converter. The logic for the dual-slope conversion can be performed by the associated MPU as a software routine or it can be implemented with other components such as the TL502 logic-control device.

The high-impedance MOS inputs permit the use of less expensive, lower value capacitors for the integration and offset capacitors and permit conversion speeds from 20 per second to 0.05 per second.

The TL505C is a product of TI's BI-MOS process, which incorporates bipolar and MOSFET transistors on the same monolithic circuit. The TL505C is characterized for operation from 0°C to 70°C.

# TL505C ANALOG-TO-DIGITAL CONVERTER

## functional block diagram



NOTE: Analog and digital GND are internally connected together.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	18 V
Input voltage, pins 2, 4, 6, and 7	V <sub>CC</sub>
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	875 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. Voltage values are with respect to the two ground terminals connected together.

2. For operation above 25°C free-air temperature, derate linearly to 560 mW at 70°C at the rate of 7.0 mW/°C.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	7	9	15	V
Analog input voltage, V <sub>I</sub>	0	4		V
Reference input voltage, V <sub>ref(l)</sub>	0.5	3		V
High-level input voltage at A or B, V <sub>IH</sub>	3.6	V <sub>CC</sub> + 1		V
Low-level input voltage at A or B, V <sub>IL</sub>	0.2	1.8		V
Integrator capacitor, C <sub>X</sub>	See "component selection"			
Integrator resistor, R <sub>X</sub>	0.5	2		MΩ
Integration time, t <sub>I</sub>	16.6	500		ms
Operating free-air temperature, T <sub>A</sub>	0	70		°C

**electrical characteristics,  $V_{CC} = 9 \text{ V}$ ,  $V_{ref(I)} = 1 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , connected as shown in Figure 1 (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage at pin 8 $I_{OH} = 0$	7.5	8.5		V
$I_{OH}$	High-level output current at pin 8 $V_{OH} = 7.5 \text{ V}$		-100		$\mu\text{A}$
$V_{OL}$	Low-level output voltage at pin 8 $I_{OL} = 1.6 \text{ mA}$		200	400	mV
$V_{OM}$	Maximum peak output voltage swing at integrator output $R_X \geq 500 \text{ k}\Omega$		$V_{CC} - 2$	$V_{CC} - 1$	V
$V_{ref(0)}$	Reference output voltage $I_{ref} = -100 \mu\text{A}$	1.15	1.22	1.35	V
$\alpha V_{ref}$	Temperature coefficient of reference output voltage $T_A = 0^\circ\text{C} \text{ to } 70^\circ\text{C}$		$\pm 100$		ppm/ $^\circ\text{C}$
$I_{IH}$	High-level input current into A or B $V_I = 9 \text{ V}$	1	10		$\mu\text{A}$
$I_{IL}$	Low-level input current into A or B $V_I = 1 \text{ V}$		10	200	$\mu\text{A}$
$I_I$	Current into analog input $V_I = 0 \text{ to } 4 \text{ V}$ , A input at 0 V		$\pm 10$	$\pm 200$	pA
$I_{IB}$	Total integrator input bias current		$\pm 10$		pA
$I_{CC}$	Supply current No load		4.5	8	mA

**system electrical characteristics,  $V_{CC} = 9 \text{ V}$ ,  $V_{ref(I)} = 1 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , connected as shown in Figure 1 (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Zero error	$V_I = 0$	0.1	0.4		mV
Linearity error	$V_I = 0 \text{ to } 4 \text{ V}$	0.02	0.1		%FS
Ratiometric reading	$V_I = V_{ref(I)} \approx 1 \text{ V}$	0.998	1.000	1.002	
Temperature coefficient of ratiometric reading	$V_{ref(I)}$ constant and $\approx 1 \text{ V}$ , $T_A = 0^\circ\text{C} \text{ to } 70^\circ\text{C}$		$\pm 10$		ppm/ $^\circ\text{C}$

### DEFINITION OF TERMS

#### Zero Error

The intercept (b) of the analog-to-digital converter system transfer function  $y = mx + b$ , where  $y$  is the digital output,  $x$  is the analog input, and  $m$  is the slope of the transfer function, which is approximated by the ratiometric reading.

#### Linearity Error

The maximum magnitude of the deviation from a straight line between the end points of the transfer function.

#### Ratiometric Reading

The ratio of negative integration time ( $t_2$ ) to positive time ( $t_1$ ).

# TL505C ANALOG-TO-DIGITAL CONVERTER

2

Data Acquisition Circuits

## PRINCIPLES OF OPERATION

A block diagram of an MPU system utilizing the TL505C is shown in Figure 1. The TL505C operates in a modified positive-integration three-step dual-slope conversion mode. The A/D converter waveforms during the conversion process are illustrated in Figure 2.




FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF TL505C INTERFACE WITH A MICROPROCESSOR SYSTEM




FIGURE 2. CONVERSION PROCESS TIMING DIAGRAMS

## PRINCIPLES OF OPERATION

The first step of the conversion cycle is the auto-zero period  $t_0$  during which the integrator offset is stored in the auto-zero capacitor and the offset of the comparator is stored in the integrator capacitor. To accomplish this, the MPU takes the A and B inputs both low. This is decoded by the switch drivers, which close S1 and S2. The output of the comparator is connected to the input of the integrator through the low-pass filter consisting of  $R_Z$  and  $C_Z$ . The closed loop of A1 and A2 will seek a null condition where the offsets of the integrator and comparator are stored in  $C_Z$  and  $C_X$ , respectively. This null condition is characterized by a high-frequency oscillation at the output of the comparator. The purpose of S2B is to shorten the amount of time required to reach the null condition.

At the conclusion of  $t_0$ , the MPU takes the A and B inputs both high closing S3 and opening all other switches. The input signal  $V_I$  is applied to the noninverting input of A1 through  $C_Z$ .  $V_I$  is then positively integrated by A1. Since the offset of A1 is stored in  $C_Z$ , the change in voltage across  $C_X$  will be due to only the input voltage. It should be noted that since the input is integrated in a positive integration during  $t_1$ , the output of A1 will be the sum of the input voltage, the integral of the input voltage, and the comparator offset, as shown in Figure 2. The change in voltage across capacitor  $C_X$  ( $\Delta V_{CX}$ ) during  $t_1$  is given by

$$\Delta V_{CX}(1) = \frac{V_I t_1}{R_1 C_X} \quad (1)$$

where  $R_1 = R_X + R_{S3B}$  and

$R_{S3B}$  is the resistance of switch S3B.

At the end of  $t_1$ , the MPU takes the A input low and the B input high closing S1 and S4 and opening all other switches. In this state, the reference is integrated by A1 in a negative sense until the integrator output reaches the comparator threshold. At this point, the comparator output goes high. This change in state is sensed by the MPU, which terminates  $t_2$  by again taking the A and B inputs both low. During  $t_2$ , the change in voltage across  $C_X$  is given by

$$\Delta V_{CX}(2) = \frac{V_{ref} t_2}{R_2 C_X} \quad (2)$$

where  $R_2 = R_X + R_{S4} + R_{ref}$  and

$R_{ref}$  is the equivalent resistance of the reference divider.

Since  $\Delta V_{CX1} = -\Delta V_{CX2}$ , equations (1) and (2) can be combined to give

$$V_I = V_{ref} \frac{R_1 \cdot t_2}{R_2 \cdot t_1} \quad (3)$$

This equation is a variation on the ideal dual-slope equation, which is

$$V_I = V_{ref} \frac{t_2}{t_1} \quad (4)$$


Ideally then, the ratio of  $R_1/R_2$  would be exactly equal to one. In a typical TL505C system where  $R_X = 1 M\Omega$ , the scaling error introduced by the difference in  $R_1$  and  $R_2$  is so small that it can be neglected and equation (3) reduces to (4).

# TL505C ANALOG-TO-DIGITAL CONVERTER

2


Data Acquisition Circuits

## TYPICAL APPLICATION DATA



NOTE 3: Connect to either 9 V or 0 V depending on which device in the TMS1000 series is used and how it is programmed.

**FIGURE 3. TL505C IN CONJUNCTION WITH A TMS1000 SERIES MICROPROCESSOR FOR A 3-DIGITAL PANEL METER APPLICATION**



**FIGURE 4. AUDIO PEAK POWER METER**

# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER

D2503, OCTOBER 1979—REVISED SEPTEMBER 1986

- Low Cost
- 7-Bit Resolution
- Guaranteed Monotonicity
- Ratiometric Conversion
- Conversion Speed . . . Approximately 1 ms
- Single-Supply Operation . . . Either Unregulated 8-V to 18-V (VCC2 Input), or Regulated 3.5-V to 6-V (VCC1 Input)
- I<sup>2</sup>L Technology
- Power Consumption at 5. V . . . 25 mW Typ
- Regulated 5.5-V Output ( $\leq 1$  mA)


## description

The TL507 is a low-cost single-slope analog-to-digital converter designed to convert analog input voltages between 0.25 VCC1 and 0.75 VCC1 into a pulse-width-modulated output code. It contains a 7-bit synchronous counter, a binary weighted resistor ladder network, an operational amplifier, two comparators, a buffer amplifier, an internal regulator, and necessary logic circuitry. Integrated-injection logic (I<sup>2</sup>L) technology makes it possible to offer this complex circuit at low cost in a small dual-in-line 8-pin package.

In continuous operation, it is possible to obtain conversion speeds up to 1000 per second. The TL507 requires external signals for clock, reset, and enable. Versatility and simplicity of operation, coupled with low cost, make this converter especially useful for a wide variety of applications.

The TL507C is characterized for operation from 0°C to 70°C, and the TL507I is characterized for operation from -40°C to 85°C.

## functional block diagram (positive logic)



$\diamond$  indicates an n-p-n open-collector output.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

P DUAL-IN-LINE PACKAGE

(TOP VIEW)

ENABLE	1	8	RESET
CLK	2	7	VCC2
GND	3	6	VCC1
OUTPUT	4	5	ANALOG INPUT

## FUNCTION TABLE

ANALOG INPUT CONDITION	ENABLE	OUTPUT
X	L <sup>†</sup>	H
$V_I < 200$ mV	H	L
$V_{ramp} > V_I > 200$ mV	H	H
$V_I > V_{ramp}$	H	L

<sup>†</sup>Low level on enable also inhibits the reset function.

H = high level, L = low level, X = irrelevant


A high level on the reset pin clears the counter to zero, which sets the internal ramp to 0.75 V<sub>CC</sub>. Internal pull down resistors keep the reset and enable pins low when not connected.

# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER

2

Data Acquisition Circuits

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC1</sub> (see Note 1) .....	6.5 V
Supply voltage, V <sub>CC2</sub> .....	20 V
Input voltage at analog input .....	6.5 V
Input voltage at enable, clock, and reset inputs .....	±20 V
On-state output voltage .....	6 V
Off-state output voltage .....	20 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) .....	725 mW
Operating free-air temperature range: TL507I .....	-40°C to 85°C
TL507C .....	-0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves, Appendix A.

TL507I, TL507C  
ANALOG-TO-DIGITAL CONVERTER

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$	3.5	5	6	V
Supply voltage, $V_{CC2}$	8	15	18	V
Input voltage at analog input	0	5.5	V	
Input voltage at chip enable, clock, and reset inputs		±18	V	
High-level input voltage, $V_{IH}$ , reset and enable	2		V	
Low-level input voltage, $V_{IL}$ , reset and enable		0.8	V	
On-state output voltage		5.5	V	
Off-state output voltage		18	V	
Clock frequency, $f_{clock}$	0	125	150	kHz

**electrical characteristics over recommended operating free-air temperature range,**

$V_{CC1} = V_{CC2} = 5$  V (unless otherwise noted)

**regulator section**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{CC1}$ Supply voltage (output)	$V_{CC2} = 10$ to $18$ V, $I_{CC1} = 0$ to $-1$ mA	5	5.5	6	V
$I_{CC1}$ Supply current	$V_{CC1} = 5$ V, $V_{CC2}$ open	5	8	mA	
$I_{CC2}$ Supply current	$V_{CC2} = 15$ V, $V_{CC1}$ open	7	10	mA	

**inputs**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{T+}$ Positive-going threshold voltage <sup>§</sup>	Clock Input			4.5	V
$V_{T-}$ Negative-going threshold voltage <sup>§</sup>			0.4		V
$V_{hys}$ Hysteresis ( $V_{T+} - V_{T-}$ )			2	2.6	V
$I_{IH}$ High-level input current	Reset, Enable, and Clock	$V_I = 2.4$ V	17	35	µA
$I_{IL}$ Low-level input current		$V_I = 18$ V	130	220	320
$I_I$ Analog input current		$V_I = 0$		±10	µA
		$V_I = 4$ V	10	300	nA

**output section**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_{OH}$ High-level output current	$V_{OH} = 18$ V	0.1	100	µA	
$I_{OL}$ Low-level output current	$V_{OL} = 5.5$ V	5	10	15	mA
$V_{OL}$ Low-level output voltage	$I_{OL} = 1.6$ mA		80	400	mV

**operating characteristics over recommended operating free-air temperature range,**

$V_{CC1} = V_{CC2} = 5.12$  V

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Overall error			±80		mV
Differential nonlinearity	See Figure 1		±20		mV
Zero error <sup>§</sup>	Binary count = 0		±80		mV
Scale error	Binary count = 127		±80		mV
Full scale input voltage <sup>§</sup>	Binary count = 127	3.74	3.82	3.9	V
Propagation delay time from reset or enable		2			µs

<sup>‡</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

<sup>§</sup> These parameters are linear functions of  $V_{CC1}$ .

# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER

## 2

### definitions

#### zero error

The absolute value of the difference between the actual analog voltage at the 01H-to-00H transition and the ideal analog voltage at that transition.

#### overall error

The magnitude of the deviation from a straight line between the endpoints of the transfer function.

#### differential nonlinearity

The maximum deviation of an analog-value change associated with a 1-bit code change (1 clock pulse) from its theoretical value of 1 LSB.

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. MONOTONICITY AND NONLINEARITY TEST CIRCUIT

## PRINCIPLES OF OPERATION

The TL507 is a single-slope analog-to-digital converter. All single-slope converters are basically voltage-to-time or current-to-time converters. A study of the functional block diagram shows the versatility of the TL507.

An external clock signal is applied through a buffer to a negative-edge-triggered synchronous counter. Binary-weighted resistors from the counter are connected to an operational amplifier used as an adder. The operational amplifier generates a signal that ramps from  $0.75 \cdot V_{CC1}$  down to  $0.25 \cdot V_{CC1}$ . Comparator 1 compares the ramp signal to the analog input signal. Comparator 2 functions as a fault defector. With the analog input voltage in the range  $0.25 \cdot V_{CC1}$  to  $0.75 \cdot V_{CC1}$ , the duty cycle of the output signal is determined by the unknown analog input as shown in Figure 2 and the Function Table.

For illustration assume  $V_{CC1} = 5.12$  V,

$$0.25 \cdot V_{CC1} = 1.28 \text{ V}$$

$$\frac{(0.75 - 0.25) V_{CC1}}{128} = 20 \text{ mV}$$

$$0.75 \cdot V_{CC1} - 1 \text{ count} = 3.82 \text{ V}$$

The output is an open-collector n-p-n transistor capable of withstanding up to 18 volts in the off state. The output is current limited to the 8- to 12-milliampere range; however, care must be taken to ensure that the output does not exceed 5.5 volts in the on state.

The voltage regulator section allows operation from either an unregulated 8- to 18-volt  $V_{CC2}$  source or a regulated 3.5- to 6-volt  $V_{CC1}$  source. Regardless of which external power source is used, the internal circuitry operates at  $V_{CC1}$ . When operating from a  $V_{CC1}$  source,  $V_{CC2}$  may be connected to  $V_{CC1}$  or left open. When operating from a  $V_{CC2}$  source,  $V_{CC1}$  can be used as a reference voltage output.




FIGURE 2



# TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

D2161, JUNE 1976—REVISED OCTOBER 1986

- Switches  $\pm 10$ -V Analog Signals
- TTL Logic Capability
- 5- to 30-V Supply Ranges
- Low ( $100 \Omega$ ) On-State Resistance
- High ( $10^{11} \Omega$ ) Off-State Resistance
- 8-Pin Functions

## description

The TL601, TL604, TL607, and TL610 are a family of monolithic P-MOS analog switches that provide fast switching speeds with high  $r_{off}/r_{on}$  ratio and no offset voltage. The p-channel enhancement-type MOS switches will accept analog signals up to  $\pm 10$  volts and are controlled by TTL-compatible logic inputs. The monolithic structure is made possible by BI-MOS technology, which combines p-channel MOS with standard bipolar transistors.

These switches are particularly suited for use in military, industrial, and commercial applications such as data acquisition, multiplexers, A/D and D/A converters, MODEMS, sample-and-hold systems, signal multiplexing, integrators, programmable operational amplifiers, programmable voltage regulators, crosspoint switching networks, logic interface, and many other analog systems.


The TL601 is an SPDT switch with two logic control inputs. The TL604 is a dual complementary SPST switch with a single control input. The TL607 is an SPDT switch with one logic control input and one enable input. The TL610 is an SPST switch with three logic control inputs. The TL610 features a higher  $r_{off}/r_{on}$  ratio than the other members of the family.

The TL601M, TL604M, TL607M, and TL610M are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ , the TL601I, TL604I, TL607I, and TL610I are characterized for operation from  $-25^\circ\text{C}$  to  $85^\circ\text{C}$ , and the TL601C, TL604C, TL607C, and TL610C are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .


## P PACKAGE

### (TOP VIEW)


TL601




TL604




TL607




TL610



## TYPICAL OF ALL INPUTS




## TYPICAL OF ALL SWITCHES




# TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

logic symbols<sup>†</sup> and switch diagrams




FUNCTION TABLE

LOGIC INPUTS		ANALOG SWITCH	
A	B	S1	S2
L	X	OFF (OPEN)	ON (CLOSED)
X	L	OFF (OPEN)	ON (CLOSED)
H	H	ON (CLOSED)	OFF (OPEN)




FUNCTION TABLE

LOGIC INPUT	S1	S2
A	S1	S2
H	ON (CLOSED)	OFF (OPEN)
L	OFF (OPEN)	ON (CLOSED)



FUNCTION TABLE

INPUTS	ANALOG SWITCH	
A ENABLE	S1	S2
X L	OFF (OPEN)	OFF (OPEN)
L H	OFF (OPEN)	ON (CLOSED)
H H	ON (CLOSED)	OFF (OPEN)




FUNCTION TABLE

INPUTS	ANALOG SWITCH			S
	A	B	C	
L X X	OFF (OPEN)			
X L X		OFF (OPEN)		
X X L			OFF (OPEN)	
H H H				ON (CLOSED)

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984.

## TL607 logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: All voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

	TL601M, TL604M			TL601I, TL604I			TL601C, TL604C			UNIT	
	TL607M, TL610M			TL607I, TL610I			TL607C, TL610C				
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC+}$ (see Figure 1)	5	10	25	5	10	25	5	10	25	V	
Supply voltage, $V_{CC-}$ (see Figure 1)	-5	-20	-25	-5	-20	-25	-5	-20	-25	V	
$V_{CC+}$ to $V_{CC-}$ supply voltage differential (see Figure 1)	15	30	15	30	15	30	15	30	15	V	
High-level control input voltage, $V_{IH}$	2	5.5	2	5.5	2	5.5	2	5.5	2	V	
Low-level control input voltage, $V_{IL}$	All inputs		0.8		0.8		0.8		0.8		
Voltage at any analog switch (S) terminal	$V_{CC-} + 8$	$V_{CC+}$	$V_{CC-} + 8$	$V_{CC+}$	$V_{CC-} + 8$	$V_{CC+}$	$V_{CC-} + 8$	$V_{CC+}$	$V_{CC-} + 8$	V	
Switch on-state current			10		10		10		10	mA	
Operating free-air temperature, $T_A$	-55	125	-25	85	0	70				°C	

# TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

2

Data Acquisition Circuits

## PARAMETER MEASUREMENT INFORMATION




FIGURE 2

## TYPICAL CHARACTERISTICS




FIGURE 3




FIGURE 4

**TL601, TL604, TL607, TL610  
P-MOS ANALOG SWITCHES**

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 10$  V,  
 $V_{CC-} = -20$  V, analog switch test current = 1 mA (unless otherwise noted)**

**2**

**Data Acquisition Circuits**

PARAMETER	TEST CONDITIONS <sup>†</sup>	TL6__M			TL6__C			UNIT	
		TL6__I			TL6__C				
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$I_{IH}$ High-level input current	$V_I = 5.5$ V		0.5	10	0.5	10		$\mu A$	
$I_{IL}$ Low-level input current	$V_I = 0.4$ V		-50	-250	-50	-250		$\mu A$	
$I_{off}$ Switch off-state current	$V_{I(sw)} = -10$ V, See Note 2	$T_A = 25^\circ C$	-400		-500			pA	
$r_{on}$ Switch on-state resistance	$V_{I(sw)} = 10$ V, $I_{O(sw)} = -1$ mA	$T_A = MAX^{\dagger}$	-50	-100	-10	-20		nA	
		TL601	55	100	75	200			
		TL604							
		TL607							
	$V_{I(sw)} = -10$ V, $I_{O(sw)} = -1$ mA	TL610	40	80	40	100			
		TL601							
		TL604	220	400	220	600			
		TL607							
		TL610	120	300	120	400			
$r_{off}$ Switch off-state resistance			25		20			$\Omega$	
$C_{on}$ Switch on-state input capacitance	$V_{I(sw)} = 0$ V, $f = 1$ MHz		16		16			pF	
$C_{off}$ Switch off-state input capacitance	$V_{I(sw)} = 0$ V, $f = 1$ MHz		8		8			pF	
$I_{CC+}$ Supply current from $V_{CC+}$	Logic input(s) at 5.5 V, All switch terminals open	TL601	5	10	5	10			
		TL604							
		Enable input high	TL607	5	10	5	10		
		Enable input low		3	5	3	5		
		TL610	5	10	5	10			
$I_{CC-}$ Supply current from $V_{CC-}$	Logic input(s) at 5.5 V, All switch terminals open	TL601	-1.2	-2.5	-1.2	-2.5			
		TL604							
		Enable input high	TL607	-2.5	-5	-2.5	-5		
		Enable input low		-0.05	-0.5	-0.05	-0.5		
		TL610	-1.2	-2.5	-1.2	-2.5			

<sup>†</sup>MAX is  $125^\circ C$  for M-suffix types,  $85^\circ C$  for I-suffix types, and  $70^\circ C$  for C-suffix types.

<sup>‡</sup>All typical values are at  $T_A = 25^\circ C$  except for  $I_{off}$  at  $T_A = MAX$ .

NOTE 2: The other terminal of the switch under test is at  $V_{CC+} = 10$  V.

**switching characteristics,  $V_{CC} = 10$  V,  $V_{CC-} = -20$  V,  $T_A = 25^\circ C$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$ Switch turn-off time	$R_L = 1$ k $\Omega$ , $C_L = 35$ pF, See Figure 2	400	500		ns
$t_{on}$ Switch turn-on time		100	150		

## TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

Figure 1 shows power supply boundary conditions for proper operation of the TL601 Series. The range of operation for supply  $V_{CC+}$  from +5 V to +25 V is shown on the vertical axis. The range of  $V_{CC-}$  from -5 volts to -25 volts is shown on the horizontal axis. A recommended 30-volt maximum voltage differential from  $V_{CC+}$  to  $V_{CC-}$  governs the maximum  $V_{CC+}$  for a chosen  $V_{CC-}$  (or vice versa). A minimum recommended difference of 15 volts from  $V_{CC+}$  to  $V_{CC-}$  and the boundaries shown in Figure 1 allow the designer to select the proper combinations of the two supplies.

The designer-selected  $V_{CC+}$  for a chosen  $V_{CC-}$  supply values limit the maximum input voltage that can be applied to either switch terminal; that is, the input voltage should be between  $V_{CC-} + 8$  V and  $V_{CC+}$  to keep the on-state resistance within specified limits.




FIGURE 1


- Low Clock-to-Cutoff-Frequency Ratio Error  
TLC04 . . .  $\pm 0.8\%$   
TLC14 . . .  $\pm 1\%$
- Filter Cutoff Frequency Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations Over Time and Temperature
- Cutoff Frequency Range from 0.1 Hz to 20 kHz
- 5-V to 12-V Operation
- Self Clocking or TTL-Compatible and CMOS-Compatible Clock Inputs
- Designed to be Interchangeable with National MF4-50 and MF4-100

**description**


The TLC04 and TLC14 are monolithic Butterworth low-pass switched-capacitor filters. Each is designed as a low-cost, easy-to-use device and to provide accurate fourth-order low-pass filter functions in circuit design configurations.

Each filter features cutoff frequency stability that is dependent only on the external-clock frequency stability. The cutoff frequency is clock tunable and has a clock-to-cutoff frequency ratio of 50:1 with less than  $\pm 0.8\%$  error for the TLC04 and a clock-to-cutoff frequency ratio of 100:1 with less than  $\pm 1\%$  error for the TLC14. The input clock features self-clocking or TTL- or CMOS-compatible options in conjunction with the level shift (LS) pin.

The TLC04 and TLC14 are characterized for operation from 0°C to 70°C.

**functional block diagram**

D OR N PACKAGE  
(TOP VIEW)



**TLC04, TLC14**  
**BUTTERWORTH FOURTH-ORDER LOW-PASS**  
**SWITCHED-CAPACITOR FILTERS**
**pin description**

PIN NAME	NO.	I/O	DESCRIPTION
AGND	6	I	Analog Ground — The noninverting input to the operational amplifiers of the Butterworth fourth-order low-pass filter.
CLKIN	1	I	Clock In — The clock input terminal for CMOS-compatible clock or self-clocking options. For either option, the Level Shift (LS) terminal is at $V_{CC-}$ . For self-clocking, a resistor is connected between the CLKIN and CLKR terminal pins and a capacitor is connected from the CLKIN terminal pin to ground.
CLKR	2	I	Clock R — The clock input for a TTL-compatible clock. For a TTL clock, the level shift pin is connected to mid-supply and the CLKIN pin may be left open, but it is recommended that it be connected to either $V_{CC+}$ or $V_{CC-}$ .
FILTER IN	8	I	Filter Input
FILTER OUT	5	O	Butterworth fourth-order low-pass Filter Output
LS	3	I	Level Shift — This terminal accommodates the various input clocking options. For CMOS-compatible clocks or self-clocking, the level-shift terminal is at $V_{CC-}$ and for TTL-compatible clocks, the level-shift terminal is at mid-supply.
$V_{CC+}$	7	I	Positive supply voltage terminal
$V_{CC-}$	4	I	Negative supply voltage terminal

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC\pm}$ (see Note 1) . . . . .	±7 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTE 1: All voltage values are with respect to the AGND terminal.

**recommended operating conditions**

	TLC04		TLC14		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC+}$ Positive supply voltage	2.5	6	2.5	6	V
$V_{CC-}$ Negative supply voltage	-2.5	-6	-2.5	-6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$f_{clock}$ Clock frequency (see Note 2)	5	$1 \times 10^6$	10	$1 \times 10^6$	Hz
$f_{co}$ Cutoff frequency (see Note 3)	0.1	$20 \times 10^3$	0.1	$10 \times 10^3$	Hz
$T_A$ Operating free-air temperature	0	70	0	70	°C

NOTES: 2. Above 250 kHz, the input clock duty cycle should be at 50% to allow the operational amplifiers the maximum time to settle while processing analog samples.  
 3. The cutoff frequency is defined as the frequency where the response is 3.01 dB less than the dc gain of the filter.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 2.5\text{ V}$ ,  $V_{CC-} = -2.5\text{ V}$ ,  $f_{clock} \leq 250\text{ kHz}$  (unless otherwise noted)

## filter section

PARAMETER	TEST CONDITIONS	TLC04			TLC14			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{OO}$ Output voltage offset			-150			-300		mV
$V_{OM}$ Peak output voltages	$V_{OM+}$	$R_L = 5\text{ k}\Omega$	2	2.3	2	2.3		V
	$V_{OM-}$		-1	-1.5	-1	-1.5		
$I_{OS}$ Short-circuit output current	Source	$T_A = 25^\circ\text{C}$ ,	-0.5		-0.5			mA
	Sink	See Note 4	28		28			
$I_{CC}$ Supply current		$f_{clock} = 250\text{ kHz}$	1.5	2.25	1.5	2.25		mA

NOTE 4:  $I_{OS}$  (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply ( $V_{CC-}$ ) terminal.  $I_{OS}$  (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply ( $V_{CC+}$ ) terminal.

operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 2.5\text{ V}$ ,  $V_{CC-} = -2.5\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC04			TLC14			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
Clock-to-cutoff-frequency ratio ( $f_{clock}/f_{co}$ )	$f_{clock} \leq 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	49.27	50.07	50.87	99	100	101	
Temperature coefficient of clock-to-cutoff frequency ratio	$f_{clock} \leq 250\text{ kHz}$	-25	0	25	-25	0	25	ppm/ $^\circ\text{C}$
Frequency response above and below cutoff frequency (see Note 5)	$f_{co} = 5\text{ kHz}$ , $f_{clk} = 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	$f = 6\text{ kHz}$	-8.11	-7.57	-7.03			dB
		$f = 4.5\text{ kHz}$	-1.7	-1.46	-1.22			
	$f_{co} = 2.5\text{ kHz}$ , $f_{clk} = 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	$f = 3\text{ kHz}$				-7.92	-7.42	-6.92
		$f = 2.25\text{ kHz}$				-1.77	-1.51	-1.25
Dynamic range (see Note 6)	$T_A = 25^\circ\text{C}$		80			78		dB
Stop-band frequency attenuation at 2 $f_{co}$	$f_{clock} \leq 250\text{ kHz}$	24	25		24	25		dB
DC voltage amplification	$f_{clock} \leq 250\text{ kHz}$ , $R_S \leq 2\text{ k}\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock feedthrough voltage	$T_A = 25^\circ\text{C}$		15			15		mV

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 5. The frequency responses at  $f$  are referenced to a dc gain of 0 dB.

6. The dynamic range is referenced to 2.82 V rms (4 V peak) where the wideband noise over a 20-kHz bandwidth is typically 282  $\mu\text{V}$  rms for the TLC04 and 355  $\mu\text{V}$  rms for the TLC14.

**TLC04, TLC14**  
**BUTTERWORTH FOURTH-ORDER LOW-PASS**  
**SWITCHED-CAPACITOR FILTERS**

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $f_{clock} \leq 250\text{ kHz}$ , (unless otherwise noted)

## filter section

PARAMETER	TEST CONDITIONS	TLC04			TLC14			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{OO}$ Output voltage offset		-200		-400				mV
$V_{OM}$ Peak output voltages	$V_{OM+}$	$R_L = 5\text{ k}\Omega$	4	4.5	4	4.5		V
	$V_{OM-}$		-4	-4.1	-4	-4.1		
$I_{OS}$ Short-circuit output current	Source	$T_A = 25^\circ\text{C}$ , See Note 4	-1.5		-1.5			mA
	Sink		50		50			
$I_{CC}$ Supply current	$f_{clock} = 250\text{ kHz}$	2.5	3.5		2.5	3.5		mA

NOTE 4:  $I_{OS}$  (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply ( $V_{CC-}$ ) terminal.  $I_{OS}$  (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply ( $V_{CC+}$ ) terminal.

## clocking section

PARAMETER	TEST CONDITIONS <sup>‡</sup>	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{T+}$ Positive-going input threshold voltage	$V_{CC} = 10\text{ V}$	6.1	7	8.9	V
	$V_{CC} = 5\text{ V}$	3.1	3.5	4.4	
$V_{T-}$ Negative-going input threshold voltage	$V_{CC} = 10\text{ V}$	1.3	3	3.8	V
	$V_{CC} = 5\text{ V}$	0.6	1.5	1.9	
$V_{hys}$ Hysteresis ( $V_{T+} - V_{T-}$ )	$V_{CC} = 10\text{ V}$	2.3	4	7.6	V
	$V_{CC} = 5\text{ V}$	1.2	2	3.8	
$V_{OH}$ High-level output voltage	$V_{CC} = 10\text{ V}$	9			V
	$V_{CC} = 5\text{ V}$	4.5			
$V_{OL}$ Low-level output voltage	$V_{CC} = 10\text{ V}$		1		V
	$V_{CC} = 5\text{ V}$		0.5		
Input leakage current	$V_{CC} = 10\text{ V}$	Level Shift pin at mid-supply, $T_A = 25^\circ\text{C}$			$\mu\text{A}$
	$V_{CC} = 5\text{ V}$		2		
Output current	$V_{CC} = 10\text{ V}$	CLKR shorted to $V_{CC-}$			mA
	$V_{CC} = 5\text{ V}$	-3	-6		
Output current	$V_{CC} = 10\text{ V}$	CLKR shorted to $V_{CC+}$			mA
	$V_{CC} = 5\text{ V}$	2.5	5		

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> $V_{CC} = V_{CC+} - V_{CC-}$ .

operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC04			TLC14			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
Clock-to-cutoff-frequency ratio ( $f_{clock}/f_{co}$ )	$f_{clock} \leq 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	49.58	49.98	50.38	99	100	101	
Temperature coefficient of clock-to-cutoff frequency ratio	$f_{clock} \leq 250\text{ kHz}$	-15	0	15	-15	0	15	ppm/ $^\circ\text{C}$
Frequency response above and below cutoff frequency (see Note 5)	$f_{co} = 5\text{ kHz}$ , $f_{clk} = 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	$f = 6\text{ kHz}$	-7.84	-7.57	-7.3			dB
		$f = 4.5\text{ kHz}$	-1.56	-1.44	-1.32			
	$f_{co} = 2.5\text{ kHz}$ , $f_{clk} = 250\text{ kHz}$ , $T_A = 25^\circ\text{C}$	$f = 3\text{ kHz}$				-7.67	-7.42	-7.17
Dynamic range (see Note 7)	$T_A = 25^\circ\text{C}$		80			78		dB
Stop-band frequency attenuation at 2 $f_{co}$	$f_{clock} \leq 250\text{ kHz}$	24	25		24	25		dB
DC voltage amplification	$f_{clock} \leq 250\text{ kHz}$ , $RS \leq 2\text{ k}\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock feedthrough voltage	$T_A = 25^\circ\text{C}$		25			25		mV

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 5. The frequency responses at  $f$  are referenced to a dc gain of 0 dB.

7. The dynamic range is referenced to 2.82 V rms (4 V peak) where the wideband noise over a 20-kHz bandwidth is typically 282  $\mu\text{V}$  rms for the TLC04 and 355  $\mu\text{V}$  rms for the TLC14.

**TLC04, TLC14**  
**BUTTERWORTH FOURTH-ORDER LOW-PASS**  
**SWITCHED-CAPACITOR FILTERS**

2

Data Acquisition Circuits

## TYPICAL APPLICATION DATA




FIGURE 1. CMOS-CLOCK-DRIVEN, DUAL-SUPPLY OPERATION





FIGURE 2. TTL-CLOCK-DRIVEN, DUAL-SUPPLY OPERATION

PRODUCT PREVIEW

## TYPICAL APPLICATION DATA



$$f_{clock} = \frac{1}{RC \times \ln \left[ \left( \frac{V_{CC} - V_{T-}}{V_{CC} - V_{T+}} \right) \left( \frac{V_{T+}}{V_{T-}} \right) \right]}$$


For  $V_{CC} = 10\text{ V}$ ,

$$f_{clock} = \frac{1}{1.69 RC}$$

FIGURE 3. SELF-CLOCKING THROUGH SCHMITT TRIGGER OSCILLATOR, DUAL-SUPPLY OPERATION

**TLC04, TLC14**  
**BUTTERWORTH FOURTH-ORDER LOW-PASS**  
**SWITCHED-CAPACITOR FILTERS**


## TYPICAL APPLICATION DATA



- NOTES:
- A. The external clock used must be of CMOS level because the clock is input to a CMOS Schmitt trigger.
  - B. The Filter input signal should be dc-biased to mid-supply or ac-coupled to the terminal.
  - C. The AGND terminal must be biased to mid-supply.

FIGURE 4. EXTERNAL-CLOCK-DRIVEN SINGLE-SUPPLY OPERATION

## TYPICAL APPLICATION DATA



$$f_{clock} = \frac{1}{RC \times \ln \left[ \left( \frac{V_{CC} - V_{T-}}{V_{CC} - V_{T+}} \right) \left( \frac{V_{T+}}{V_{T-}} \right) \right]}$$

For  $V_{CC} = 10$  V,

$$f_{clock} = \frac{1}{1.69 RC}$$

NOTE A: The AGND terminal must be biased to mid-supply.

**FIGURE 5. SELF-CLOCKING THROUGH SCHMITT TRIGGER OSCILLATOR,  
SINGLE-SUPPLY OPERATION**

**TLC04, TLC14**  
**BUTTERWORTH FOURTH-ORDER LOW-PASS**  
**SWITCHED-CAPACITOR FILTERS****TYPICAL APPLICATION DATA**

2

Data Acquisition Circuits




FIGURE 6. DC OFFSET ADJUSTMENT

PRODUCT PREVIEW


ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL  
CONVERTERS USING MODIFIED "FLASH" TECHNIQUES

D2873, SEPTEMBER 1986—REVISED OCTOBER 1986

- Advanced LinCMOS™ Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion Time
  - Write-Read Mode . . . 0.9  $\mu$ s and 1.1  $\mu$ s
  - Read Mode . . . 2.5  $\mu$ s Max
- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Typ
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T


TLC0820AM, TLC0820BM . . . J OR N PACKAGE  
 TLC0820AI, TLC0820BI . . . N PACKAGE  
 TLC0820AC, TLC0820BC . . . N PACKAGE

## (TOP VIEW)



TLC0820AM, TLC0820BM . . . FK PACKAGE  
 TLC0820AI, TLC0820BI . . . FN PACKAGE  
 TLC0820AC, TLC0820BC . . . FN PACKAGE

## (TOP VIEW)



NC—No internal connection

## description

The TLC0820A and TLC0820B are Advanced LinCMOS™ 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-to-analog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.4 microseconds. The on-chip track-and-hold circuit has a 100-nanosecond sample window and allows the TLC0820A and TLC0820B to convert continuous analog signals having slew rates of up to 100 millivolts per microsecond without external sampling components. TTL-compatible three-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The TLC0820AM and TLC0820BM are available in both the N plastic and the J ceramic packages and are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TLC0820AI and TLC0820BI are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The TLC0820AC and TLC0820BC are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1986, Texas Instruments Incorporated


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**TLC0820A, TLC0820B**  
**ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED "FLASH" TECHNIQUES**

2

Data Acquisition Circuits

functional block diagram



PRODUCT PREVIEW

PIN		DESCRIPTION
NAME	NUMBER	
ANLG IN	1	Analog input
CS	13	This input must be low in order for RD or WR to be recognized by the ADC.
D0	2	Three-state data output, bit 1 (LSB)
D1	3	Three-state data output, bit 2
D2	4	Three-state data output, bit 3
D3	5	Three-state data output, bit 4
D4	14	Three-state data output, bit 5
D5	15	Three-state data output, bit 6
D6	16	Three-state data output, bit 7
D7	17	Three-state data output, bit 8 (MSB)
GND	10	Ground
INT	9	In the WRITE-READ mode, the interrupt output, INT, going low indicates that the internal count-down delay time, $t_{d(int)}$ , is complete and the data result is in the output latch. $t_{d(int)}$ is typically 800 ns starting after the rising edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of $t_{d(int)}$ , INT goes low at the end of $t_{d(int)}$ and the conversion results are available sooner (see Figure 2). INT is reset by the rising edge of either RD or CS.
MODE	7	Mode-selection input. It is internally tied to GND through a 50- $\mu$ A current source, which acts like a pull-down resistor.  READ mode: Occurs when this input is low. WRITE-READ mode: Occurs when this input is high.
NC	19	No internal connection
OFLW	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the V <sub>REF+</sub> , OFLW will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9 or 10-bits).
RD	8	In the WRITE-READ mode with CS low, the 3-state data outputs D0 through D7 are activated when RD goes low. RD can also be used to increase the conversion speed by reading data prior to the end of the internal count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of RD. In the READ mode with CS low, the conversion starts with RD going low. RD also enables the three-state data outputs upon completion of the conversion. The RDY output going into the high-impedance state and INT going low indicates completion of the conversion.
REF -	11	This input voltage is placed on the bottom of the resistor ladder.
REF +	12	This input voltage is placed on the top of the resistor ladder.
V <sub>CC</sub>	20	Power supply voltage
WR/RDY	6	In the WRITE-READ mode with CS low, the conversion is started on the falling edge of the WR input signal. The result of the conversion is strobed into the output latch after the internal count-down delay time, $t_{d(int)}$ , provided that the RD input does not go low prior to this time. $t_{d(int)}$ is approximately 800 ns. In the READ mode, RDY (an open-drain output) will go low after the falling edge of CS, and will go into the high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface to a microprocessor system.

**TLC0820A, TLC0820B**  
**ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED "FLASH" TECHNIQUES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

**2****Data Acquisition Circuits**

	TLC0820AM TLC0820BM	TLC0820AI TLC0820BI	TLC0820AC TLC0820BC	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	10	10	10	V
Input voltage range, all inputs (see Note 1)	-0.2 to $V_{CC} + 0.2$	-0.2 to $V_{CC} + 0.2$	-0.2 to $V_{CC} + 0.2$	V
Output voltage range, all outputs (see Note 1)	-0.2 to $V_{CC} + 0.2$	-0.2 to $V_{CC} + 0.2$	-0.2 to $V_{CC} + 0.2$	V
Operating free-air temperature range	-55 to 125	-40 to 85	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260			°C
Case temperature for 10 seconds: FN package		260	260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300			°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package	260	260	260	°C

NOTE 1: All voltages are with respect to network ground terminal, pin 10.

**recommended operating conditions**

	TLC0820AM TLC0820BM			TLC0820AI TLC0820BI			TLC0820AC TLC0820BC			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	8	4.5	5	8	4.5	5	8	V
Analog input voltage	-0.1	$V_{CC} + 0.1$		-0.1	$V_{CC} + 0.1$		-0.1	$V_{CC} + 0.1$		V
Positive reference voltage, $V_{REF+}$	$V_{REF-}$	$V_{CC}$		$V_{REF-}$	$V_{CC}$		$V_{REF-}$	$V_{CC}$		V
Negative reference voltage, $V_{REF-}$	GND	$V_{REF+}$		GND	$V_{REF+}$		GND	$V_{REF+}$		V
High-level input voltage, $V_{IH}$	$V_{CC} = 4.75 \text{ V}$	$\overline{CS}, \overline{WR/RDY}, \overline{RD}$	2		2		2			V
		MODE	3.5		3.5		3.5			
Low-level input voltage, $V_{IL}$	$V_{CC} = 4.75 \text{ V}$	$\overline{CS}, \overline{WR/RDY}, \overline{RD}$		0.8		0.8		0.8		V
		MODE		1.5		1.5		1.5		
Delay time from $\overline{WR}$ to $\overline{RD}$ in write-read mode, $t_{dWR}$ (see Figures 2 and 3)		0.6		0.6		0.6				μs
Write-pulse duration in write-read mode, $t_{wW}$ (see Figures 2, 3, and 4)		0.6	50	0.6	50	0.6	50	0.6	50	μs
Operating free-air temperature, $T_A$	-55	125		-40	85	0	70			°C

**PRODUCT PREVIEW**

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5\text{ V}$   
(unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{OH}$	High-level output voltage Any D, INT, or OFLW	$V_{CC} = 4.75\text{ V}$ , $I_{OH} = -360\text{ }\mu\text{A}$	2.4			V
		$V_{CC} = 4.75\text{ V}$ , $I_{OH} = -10\text{ }\mu\text{A}$	4.5			
$V_{OL}$	Low-level output voltage Any D, OFLW, INT, or WR/RDY	$V_{CC} = 5.25\text{ V}$ , $I_{OL} = 1.6\text{ mA}$		0.4		V
$I_{IH}$	CS or RD		0.005	1		$\mu\text{A}$
	WR/RDY	$V_{IH} = 5\text{ V}$	0.1	3		
	MODE		50	200		
$I_{IL}$	CS, WR/RDY, RD, or MODE	$V_{IL} = 0$	-0.005	-1		$\mu\text{A}$
$I_{OZ}$	Off-state (high-impedance state) output current Any D or WR/RDY	$V_O = 5\text{ V}$	0.1	3		$\mu\text{A}$
		$V_O = 0$	-0.1	-3		
$I_I$	Analog input current	CS at 5 V, $V_I = 5\text{ V}$		3		$\mu\text{A}$
		CS at 5 V, $V_I = 0$		-3		
$I_{OS}$	Short-circuit output current Any D, OFLW, INT, or WR/RDY	$V_O = 5\text{ V}$ , $T_A = 25^\circ\text{C}$	7	14		$\text{mA}$
		$V_O = 0$ , $T_A = 25^\circ\text{C}$	-6	-12		
			-4.5	-9		
$R_{ref}$	Reference resistance		1.25	2.3	6	$\text{k}\Omega$
$I_{CC}$	Supply current	CS, WR/RDY, and RD at 0 V	7.5	15		$\text{mA}$
$C_i$	Input capacitance Any digital			5		$\text{pF}$
	Analog (pin 1)			45		
$C_o$	Output capacitance Any digital				5	$\text{pF}$

† All typical values are at  $T_A = 25^\circ\text{C}$ .

**TLC0820A, TLC0820B**  
**ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED "FLASH" TECHNIQUES**

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{REF+} = 5\text{ V}$ ,  $V_{REF-} = 0$ ,  $t_r = t_f = 20\text{ ns}$ ,  $T_A = 25^\circ\text{C}$   
 (unless otherwise noted)

2

Data Acquisition Circuits

PRODUCT PREVIEW

PARAMETER	TEST CONDITIONS	TLC0820A			TLC0820B			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
$k_{SVS}$	Supply voltage sensitivity	$V_{CC} = 5\text{ V} \pm 5\%$		$\pm 1/16$	$\pm 1/4$	$\pm 1/16$		$\pm 1/4$	LSB
Total unadjusted error <sup>†</sup>	MODE pin at 0 V			1			1/2	LSB	
$t_{convR}$	Read mode conversion time	MODE pin at 0 V, See Figure 1		1.6	2.5	1.6		2.5	$\mu\text{s}$
$t_{d(int)}$	Internal count-down delay time	MODE pin at 5 V, $C_L = 50\text{ pF}$ , See Figures 3 and 4	800	1300	800	1300	ns		
$t_{aR}$	Access time from $\overline{RD}\downarrow$	MODE pin at 0 V, See Figure 1		$t_{convR} + 20$	$t_{convR} + 50$	$t_{convR} + 20$	$t_{convR} + 50$	ns	
$t_{aR1}$	Access time from $\overline{RD}\downarrow$	MODE pin at 5 V, $t_{dWR} < t_{d(int)}$ , See Figure 2	$C_L = 15\text{ pF}$	190	280	190	280	ns	
		$C_L = 100\text{ pF}$		210	320	210	320		
$t_{aR2}$	Access time from $\overline{RD}\downarrow$	MODE pin at 5 V, $t_{dWR} > t_{d(int)}$ , See Figure 3	$C_L = 15\text{ pF}$	70	120	70	120	ns	
		$C_L = 100\text{ pF}$		90	150	90	150		
$t_{aINT}$	Access time from $\overline{INT}\uparrow$	MODE pin at 5 V, See Figure 4		20	50	20	50	ns	
$t_{dis}$	Disable time from $\overline{RD}\uparrow$	$R_L = 1\text{ k}\Omega$ , See Figures 1, 2, 3, and 5	$C_L = 10\text{ pF}$	70	95	70	95	ns	
$t_{dRDY}$	Delay time from $\overline{CS}\downarrow$ to RDY $\downarrow$	MODE pin at 0 V, See Figure 1	$C_L = 50\text{ pF}$	50	100	50	100	ns	
$t_{dRIH}$	Delay time from $\overline{RD}\uparrow$ to INT $\uparrow$	$C_L = 50\text{ pF}$ , See Figures 1, 2, and 3		125	225	125	225	ns	
$t_{dRIL}$	Delay time from $\overline{RD}\downarrow$ to INT $\downarrow$	MODE pin at 5 V, See Figure 2	$t_{dWR} < t_{d(int)}$	200	290	200	290	ns	
$t_{dWIH}$	Delay time from $\overline{WR}\uparrow$ to INT $\uparrow$	MODE pin at 5 V, See Figure 4	$C_L = 50\text{ pF}$	175	270	175	270	ns	
$t_{d(NC)}$	Delay to next conversion	See Figures 1, 2, 3, and 4		500		500		ns	
Slew rate tracking				0.1		0.1		$\text{V}/\mu\text{s}$	

<sup>†</sup> Total unadjusted error includes offset, full-scale, and linearity errors.

## PARAMETER MEASUREMENT INFORMATION







FIGURE 1. READ MODE WAVEFORMS (MODE PIN LOW)




FIGURE 2. WRITE-READ MODE WAVEFORMS  
[MODE PIN HIGH AND  $t_{dWR} < t_{d(int)}$ ]FIGURE 3. WRITE-READ WAVEFORMS  
[MODE PIN HIGH AND  $t_{dWR} > t_{d(int)}$ ]FIGURE 4. WRITE-READ MODE WAVEFORMS  
(STAND-ALONE OPERATION, MODE PIN HIGH, AND RD LOW)

**TLC0820A, TLC0820B**  
**ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED "FLASH" TECHNIQUES**


2

Data Acquisition Circuits

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 5. TEST CIRCUIT AND VOLTAGE WAVEFORMS

## PRINCIPLES OF OPERATION

The TLC0820A and TLC0820B each employ a combination of "sampled-data" comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is  $-0.1\text{ V}$  to  $\text{V}_{\text{CC}} + 0.1\text{ V}$ . Analog input signals that are less than  $\text{V}_{\text{REF}}^- + \frac{1}{2}\text{ LSB}$  or greater than  $\text{V}_{\text{REF}}^+ - \frac{1}{2}\text{ LSB}$  convert to 00000000 or 11111111 respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the  $\text{V}_{\text{REF}}^+$  and  $\text{V}_{\text{REF}}^-$  voltages.

The device operates in two modes, read (only) and write-read, which are selected by the MODE pin (pin 7). The converter is set to the read (only) mode when pin 7 is low. In the read mode, the WR/RDY pin is used as an output and is referred to as the "ready" pin. In this mode, a low on the "ready" pin while CS is low indicates that the device is busy. Conversion starts on the falling edge of RD̄ and is completed no more than 2.5 microseconds later when INT falls and the "ready" pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read, RD̄ is taken high, INT returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when pin 7 is high and WR/RDY is referred to as the "write" pin. Taking CS and the "write" pin low selects the converter and initiates measurement of the input signal. Approximately 600 nanoseconds after the "write" pin returns high, the conversion is completed. Conversion starts on the rising edge of WR/RDY in the write-read mode.

The high-order 4-bit "flash" ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the three-state buffers on the falling edge of RD̄.

**TLC0820A, TLC0820B**  
**ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED "FLASH" TECHNIQUES**

## TYPICAL APPLICATION DATA

2

Data Acquisition Circuits

PRODUCT PREVIEW




FIGURE 6. CONFIGURATION FOR 9-BIT RESOLUTION

D2952, AUGUST 1986—REVISED SEPTEMBER 1986

- Maximum Clock to Center-Frequency Ratio Error  
TLC10 . . .  $\pm 0.6\%$   
TLC20 . . .  $\pm 1.5\%$
- Filter Cutoff Frequency Stability Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations over Time and Temperature
- Critical-Frequency Times Q Factor Range Up to 200 kHz
- Critical-Frequency Operation Up to 30 kHz
- Designed to be Interchangeable with:  
National MF10  
Maxim MF10  
Linear Technology LTC1060

**description**



The TLC10 and TLC20 are monolithic general-purpose switched-capacitor CMOS filters each containing two independent active-filter sections. Each device facilitates configuration of Butterworth, Bessel, Cauer, or Chebyshev filter design.

Filter features include cutoff frequency stability that is dependent only on the external clock frequency stability and minimal response deviation over time and temperature. Features also include a critical-frequency times filter quality (Q) factor range of up to 200 kiloHertz.

With external clock and resistors, each filter section can be used independently to produce various second-order functions or both sections can be cascaded to produce fourth-order functions. For functions greater than fourth-order, ICs can be cascaded.

The TLC10 and TLC20 are characterized for operation from 0°C to 70°C.

2

N DUAL-IN-LINE PACKAGE  
(TOP VIEW)FN CHIP CARRIER PACKAGE  
(TOP VIEW)

# TLC10, TLC20 UNIVERSAL DUAL SWITCHED-CAPACITOR FILTER

**ADVANCE  
INFORMATION**


**2**

Data Acquisition Circuits

ADVANCE INFORMATION

PIN	I/O	DESCRIPTION
NAME	NO.	
AGND	15	I Analog Ground — The noninverting inputs to the input operational amplifiers of both filter sections. This terminal should be at ground for dual supplies or at mid-supply level for single-supply operation.
1APIN	5	I All-Pass Inputs — The all-pass input to the summing amplifier of each respective filter section used for all-pass filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source having an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Data.
2APIN	16	
1BP	2	O Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order band-pass filter functions.
2BP	19	
CF/CL	12	I Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-center-frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set to $V_{DD+}$ . For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to $V_{DD-}$ . This aborts filtering and limits the IC current to 0.5 milliamperes.
1CLK	10	
2CLK	11	I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section is used to generate the center frequency of the complex pole pair second-order function. Both clocks should be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies ( $f_{clock}$ ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximum time to settle while processing analog samples.
1IN -	4	I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summing amplifier of each respective filter section.
2IN -	17	
1LP	1	
2LP	20	O Low-Pass Outputs — The low-pass outputs of the second-order filters.
LS	9	I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL or other clocks) to function with single or dual supplies. For CMOS ( $\pm$ 5-volt) clocks, $V_{DD-}$ or ground is applied to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.
1NAH	3	
2NAH	18	O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.
SW	6	I Switch Input — This input terminal is used to control internal switches to connect either the AGND input or the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter sections and places them in the same configuration simultaneously. If $V_{CC-}$ is applied to the SW terminal, the AGND input terminal will be connected to one of the inputs of each summing amplifier. If $V_{CC+}$ is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.
$V_{CC+}$	7	Analog positive supply voltage terminal
$V_{CC-}$	14	Analog negative supply voltage terminal
$V_{DD+}$	8	Digital positive supply voltage terminal
$V_{DD-}$	13	Digital negative supply voltage terminal

**functional block diagram**



# TLC10, TLC20 UNIVERSAL DUAL SWITCHED-CAPACITOR FILTER

**ADVANCE  
INFORMATION**

**2**

Data Acquisition Circuits

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Analog supply voltage, $V_{CC\pm}$ (see Note 1) . . . . .	± 7 V
Digital supply voltage, $V_{DD\pm}$ . . . . .	± 7 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .	260°C
Case temperature for 10 seconds: FN package . . . . .	260°C

NOTE 1: All voltage values are with respect to the AGND terminal.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC\pm}$ , (see Note 2)	± 4	± 5	± 6	V
Digital supply voltage, $V_{DD\pm}$ , (see Note 2)	± 4	± 5	± 6	V
Clock frequency, $f_{clock}$ , (see Note 3)	0.008	1.0		MHz
Operating free-air temperature, $T_A$	0	70		°C

NOTES: 2. A common supply voltage source should be used for the analog and digital supply voltages. Although each has separate terminals, they are connected together internally at the substrate.  $V_{CC+}$  and  $V_{DD+}$  can be connected together at the device terminals or at the supply voltage source. The same is true for  $V_{CC-}$  and  $V_{DD-}$ .  
 3. Both input clocks should be of the same level type (TTL or CMOS), and their duty cycles should be at 50% above 200 kHz to allow the operational amplifiers the maximum time to settle while processing analog samples.

## electrical characteristics at $V_{CC\pm} = \pm 5$ V, $V_{DD\pm} = \pm 5$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC10			TLC20			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OPP}$ Maximum peak-to-peak output voltage swing	$R_L = 3.5$ kΩ at all outputs	± 4	± 4.1		± 3.8	± 3.9		V
$I_{OS}$ Short-circuit output current, Pins 3 and 18	Source Sink	See Note 4	2		2		50	mA
			50		50		50	
$I_{CC}$ Supply current			8	10		8	10	mA

NOTE 4: The short-circuit output current for pins 1, 2, 19, and 20 will be typically the same as pins 3 and 18.

## operating characteristics at $V_{CC\pm} = \pm 5$ V, $V_{DD\pm} = \pm 5$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC10			TLC20			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Critical-frequency range	$f_0 \times Q \leq 200$ kHz	20	30		20	30		kHz
Maximum clock frequency, $f_{clock}$	See Note 3	1	1.5		1	1.5		MHz
Clock to center-frequency ratio	$f_0 \leq 5$ kHz, $R3/R2 = 10$ , Pin 12 at 5 V Mode 1, See Figure 1	49.64	49.94	50.24	49.24	49.94	50.64	
	Pin 12 at 0 V	98.75	99.35	99.95	97.86	99.35	100.84	
Temperature coefficient of center frequency	$f_0 \leq 5$ kHz, $R3/R2 = 20$ , Pin 12 at 5 V Mode 1, See Figure 1	± 10			± 10			ppm/°C
	Pin 12 at 0 V	± 100			± 100			
Filter Q (quality factor) deviation from 20	$f_0 \leq 5$ kHz, $R3/R2 = 20$ , Pin 12 at 5 V Mode 1, See Figure 1	± 2%	± 4%		± 2%	± 6%		
	Pin 12 at 0 V	± 2%	± 3%		± 2%	± 6%		
Temperature coefficient of measured filter Q	$f_0 \leq 5$ kHz, $R3/R2 = 20$ , Mode 1	± 500			± 500			ppm/°C
Low-pass output deviation from unity gain	$R1 = R2 = 10$ kΩ Mode 1, See Figure 1		± 2%			± 2%		
Crosstalk attenuation		60			60			dB
Clock feedthrough voltage		10			10			mV
Operational amplifier gain-bandwidth product		2.5			2.5			MHz
Operational amplifier slew rate		7			7			V/μs


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75268

## TYPICAL APPLICATION DATA

## modes of operation

The TLC10 and TLC20 are switched-capacitor (sampled-data) filters that closely approximate continuous filters. Each filter section is designed to approximate the response of a second-order variable filter. When the sampling frequency is much larger than the frequency band of interest, the sampled-data filter is a good approximation to its continuous time equivalent. In the case of the TLC10 and TLC20, the ratio is about 50:1 or 100:1. To fully describe their transfer function, a time domain approach would be appropriate. Since this may appear cumbersome, the following application examples are based on the well known frequency domain. It should be noted that in order to obtain the actual filter response, the filter's response must be examined in the z-domain.



$$f_0 = f_{clock}/100 \text{ or } f_{clock}/50$$

$$f_{notch} = f_0$$

$$HOLP = -R2/R1 \text{ (as } f \rightarrow 0\text{)}$$

$$HOBP = -R3/R1 \text{ (at } f = f_0\text{)}$$

$$HON = \text{notch gain } \frac{1}{1 - R2/R1} \text{ as } f \text{ approaches } 0$$

$$HON = \text{peak gain } \frac{1}{1 - R2/R1} \text{ as } f \text{ approaches } 0.5f_{clock}$$

$$Q = f_0/BW = R3/R2$$

## Circuit dynamics:

The following expressions determine the swing at each output as a function of the desired Q of the second-order function.

$$HOLP = HOBP/Q \text{ or } HOLP \times Q = HON \times Q$$


$$HOLP (\text{peak}) = Q \times HOBP \text{ (for high Qs)}$$

FIGURE 1. MODE 1 FOR NOTCH, BAND-PASS, AND LOW-PASS OUTPUTS:  $f_{notch} = f_0$

TYPICAL APPLICATION DATA

2

Data Acquisition Circuits



$$f_o = f_{clock}/100 \text{ or } f_{clock}/50$$

$$Q = R3/R2$$

$$HOLP = -1 \quad HQLP (\text{peak}) = Q \times HOLP \text{ (for high Qs)}$$

$$H_{OBP1} = -R3/R2$$

$$H_{OBP2} = 1 \text{ (noninverting)}$$


Circuit dynamics:

$$H_{OBP1} = Q$$

FIGURE 2. MODE 1a FOR NONINVERTING BAND-PASS AND LOW-PASS OUTPUTS

ADVANCE INFORMATION

## TYPICAL APPLICATION DATA



$$f_0 = f_{\text{notch}} \times \sqrt{R2/R4 + 1}$$

$$f_{\text{notch}} = f_{\text{clock}}/100 \text{ or } f_{\text{clock}}/50$$

$$Q = \frac{\sqrt{R2/R4 + 1}}{R2/R3}$$

$$\text{HOLP (as } f \text{ approaches 0)} = \frac{-R2/R1}{R2/R4 + 1}$$

$$\text{HOBP (at } f = f_0) = -R3/R1$$

$$\text{HON1 (as } f \text{ approaches 0)} = \frac{-R2/R1}{R2/R4 + 1}$$


$$\text{HON2 (as } f \text{ approaches 0.5 } f_{\text{clock}}) = -R2/R1$$

Circuit dynamics:

$$\text{HOBP} = Q \sqrt{\text{HOLP} \times \text{HON2}} = Q \sqrt{\text{HON1} \times \text{HON2}}$$

FIGURE 3. MODE 2 FOR NOTCH 2, BAND-PASS, AND LOW-PASS OUTPUTS:  $f_{\text{notch}} < f_0$

TYPICAL APPLICATION DATA



$$f_0 = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{R2/R4}$$

$$Q = \sqrt{R2/R4} \times R3/R2$$

$$H_{OHP} \text{ (as } f \text{ approaches } 0.5 f_{clock}) = -R2/R1$$

$$H_{OLP} \text{ (as } f \text{ approaches } 0) = -R4/R1$$

$$H_{OBP} \text{ (at } f = f_0) = -R3/R1$$

Circuit dynamics:

$$R2/R4 = H_{OHP}/H_{OLP}; H_{OBP} = \sqrt{H_{OHP} \times H_{OLP}} \times Q$$


$$H_{OLP} \text{ (peak)} = Q \times H_{OLP} \text{ (for high } Q_s)$$

$$H_{OHP} \text{ (peak)} = Q \times H_{OHP} \text{ (for high } Q_s)$$

<sup>†</sup>In this mode, the feedback loop is closed around the input summing amplifier; the finite GBW product of this operational amplifier will cause a slight Q enhancement. If this is a problem, connect a low-value capacitor (10 pF to 100 pF) across R4 to provide some phase lead.

FIGURE 4. MODE 3 FOR HIGH-PASS, BAND-PASS, AND LOW-PASS OUTPUTS

## TYPICAL APPLICATION DATA



$$f_o = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{R_2/R_4}$$

$$Q = \sqrt{R_2/R_4} \times R_3/R_2$$

$$HOHP = -R_2/R_1$$

$$HOBP = -R_3/R_1$$

$$HOLP = -R_4/R_1$$

$$f_{notch} = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{R_h/R_i}$$


$$HON \text{ (at } f = f_o) = | Q (R_g/R_i \times HOHP - R_g/R_h \times HOHP) |$$

$$HON_1 \text{ (as } f \text{ approaches } 0) = R_g/R_i \times HOHP$$

$$HON_2 \text{ (as } f \text{ approaches } 0.5 f_{clock}) = -R_g/R_h \times HOHP$$

FIGURE 5. MODE 3a FOR HIGH-PASS, BAND-PASS, LOW-PASS, AND NOTCH OUTPUTS WITH EXTERNAL OPERATIONAL AMPLIFIER

TYPICAL APPLICATION DATA



$$f_0 = f_{\text{clock}}/100 \text{ or } f_{\text{clock}}/50$$

$$f_z = f_0 T$$

$$Q = f_0/BW = R3/R2$$

$$Q_z = R3/R1$$

$$H_{\text{QAP}} \text{ (at } 0 \leq f \leq 0.5 f_{\text{clock}}) = -R2/R1 = -1 \\ \text{(for AP output } R1 = R2)$$

$$H_{\text{OLP}} \text{ (as } f \text{ approaches } 0) = -(R2/R1 + 1) = -2$$

$$H_{\text{OBP}} \text{ (at } f = f_0) = -R3/R2 (R2/R1 + 1) = -2 (R3/R2)$$


Circuit dynamics:

$$H_{\text{OBP}} = H_{\text{OLP}} \times Q = (H_{\text{QAP}} + 1) Q$$

<sup>†</sup>Due to the sampled-data nature of the filter, a slight mismatch of  $f_z$  and  $f_0$  occurs causing a 0.4-dB peaking around  $f_0$  of the all-pass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.

FIGURE 6. MODE 4 FOR ALL-PASS, BAND-PASS, AND LOW-PASS OUTPUTS

## TYPICAL APPLICATION DATA



$$f_o = \sqrt{R2/R4 + 1} \times (f_{clock}/100 \text{ or } f_{clock}/50)$$

$$f_z = \sqrt{1 - R1/R4} \times (f_{clock}/100 \text{ or } f_{clock}/50)$$

$$Q = \sqrt{R2/R4 + 1} \times R3/R2$$

$$Q_z = \sqrt{1 - R1/R4} \times R3/R1$$

$$H_{OZ1} \text{ (as } f \text{ approaches 0)} = R2(R4 - R1)/R1(R2 + R4)$$


$$H_{OZ2} \text{ (as } f \text{ approaches 0.5 } f_{clock}) = R2/R1$$

$$H_{OBP} = (R2/R1 + 1) \times R3/R2$$

$$H_{OLP} = (R2 + R1)/(R2 + R4) \times R4/R1$$

FIGURE 7. MODE 5 FOR NUMERATOR COMPLEX ZEROS, BAND-PASS, AND LOW-PASS OUTPUTS

TYPICAL APPLICATION DATA




$$f_c = R_2/R_3 \text{ (} f_{clock}/100 \text{ or } f_{clock}/50 \text{)}$$

$$H_{OLP} = -R_3/R_1$$

$$H_{OHP} = -R_2/R_1$$

FIGURE 8. MODE 6 FOR SINGLE-POLE HIGH-PASS AND LOW-PASS OUTPUT

## TYPICAL APPLICATION DATA



$$f_c = R_2/R_3 \times (f_{clock}/100 \text{ or } f_{clock}/50)$$

$HOLP_1 = 1$  (noninverting)

$HOLP_2 = -R_3/R_2$

FIGURE 9. MODE 6a FOR SINGLE-POLE LOW-PASS OUTPUT (INVERTED AND NONINVERTED)

TYPICAL APPLICATION DATA





FIGURE 10. FOURTH-ORDER 2-kHz LOW-PASS BUTTERWORTH FILTER

filter terminology

- $f_c$  The cutoff frequency of the low-pass or high-pass filter output
- $f_{clock}$  The input clock frequency to the device
- $f_{notch}$  The notch frequency of the notch output
- $f_o$  The center frequency of the complex pole pair second-order function
- $f_z$  The center frequency of the complex zero pair
- HOBP The band-pass output voltage gain (V/V) at the band-pass center frequency
- HOHP The high-pass output voltage gain (V/V) as the frequency approaches 0.5  $f_{clock}$
- HOLP The low-pass output voltage gain (V/V) as the frequency approaches 0
- HON The notch output voltage gain (V/V) at the notch frequency
- HON1 The low-side notch output voltage gain as the frequency approaches 0
- HON2 The high-side notch output voltage gain as the frequency approaches 0.5  $f_{clock}$
- HOZ1 Gain at complex zero output (as  $f \rightarrow 0 \text{ Hz}$ )
- HOZ2 Gain at complex zero output (as  $f$  approaches 0.5  $f_{clock}$ )
- Q The quality factor of the complex pole pair second-order function. Q is the ratio of  $f_o$  to the 3-dB bandwidth of the band-pass output. The value of Q also affects the possible peaking of the low-pass and high-pass outputs.
- $Q_z$  The quality factor of the complex zero pair, if such a complex pair exists. This parameter is used when an all-pass filter output is desired.




$$Q = \frac{f_o}{f_H - f_L} ; f_o = \sqrt{f_L f_H}$$

$$f_L = f_o \left( \frac{-1}{2Q} + \sqrt{\left( \frac{1}{2Q} \right)^2 + 1} \right)$$

$$f_H = f_o \left( \frac{1}{2Q} + \sqrt{\left( \frac{1}{2Q} \right)^2 + 1} \right)$$

**FIGURE 11. BAND-PASS OUTPUT**




$$f_c = f_o \times \sqrt{\left( 1 - \frac{1}{2Q^2} \right) + \sqrt{\left( 1 - \frac{1}{2Q^2} \right)^2 + 1}}$$

$$f_p = f_o \sqrt{1 - \frac{1}{2Q^2}}$$

$$H_{OP} = H_{OLP} \times \frac{1}{\frac{1}{Q} \sqrt{1 - \frac{1}{4Q^2}}}$$

**FIGURE 12. LOW-PASS OUTPUT**



$$f_c = f_o \times \left[ \sqrt{\left( 1 - \frac{1}{2Q^2} \right)} + \sqrt{\left( 1 - \frac{1}{2Q^2} \right)^2 + 1} \right]^{-1}$$

$$f_p = f_o \times \left[ \sqrt{1 - \frac{1}{2Q^2}} \right]^{-1}$$

$$H_{OP} = H_{OHP} \times \frac{1}{\frac{1}{Q} \sqrt{1 - \frac{1}{4Q^2}}}$$

**FIGURE 13. HIGH-PASS OUTPUT**

## 2

### Data Acquisition Circuits

# TLC532AM, TLC532AI, TLC533AM, TLC533AI


## LinCMOSTM 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

D2819, NOVEMBER 1983—REVISED SEPTEMBER 1986


- LinCMOSTM Technology
- 8-Bit Resolution
- Total Unadjusted Error . . .  $\pm 0.5$  LSB Max
- Ratiometric Conversion
- Access Plus Conversion Time:  
TLC532A . . . 15  $\mu$ s Max  
TLC533A . . . 30  $\mu$ s Max
- 3-State, Bidirectional I/O Data Bus
- 5 Analog and 6 Dual-Purpose Inputs
- On-Chip 12-Channel Analog Multiplexer
- Three On-Chip 16-Bit Data Registers
- Software Compatible with Larger TL530 and TL531 (21-Input Versions)
- On-Chip Sample-and-Hold Circuit
- Single 5-V Supply Operation
- Low Power Consumption . . . 6.5 mW Typ
- Improved Direct Replacements for Texas Instruments TL532 and TL533, National Semiconductor ADC0829, and Motorola MC14442

### description

The TLC532A and TLC533A are monolithic LinCMOSTM peripheral integrated circuits each designed to interface a microprocessor for analog data acquisition. These devices are complete peripheral data acquisition systems on a single chip and can convert analog signals to digital data from up to 11 external analog terminals. Each device features operation from a single 5-volt supply. Each contains a 12-channel analog multiplexer, an 8-bit ratiometric analog-to-digital (A/D) converter, a sample-and-hold, three 16-bit registers, and microprocessor-compatible control circuitry. Additional features include a built-in self-test, six multipurpose (analog or digital) inputs, five external analog inputs, and an 8-pin input/output (I/O) data port. The three on-chip data registers store the control data, the conversion results, and the input digital data that can be accessed via the microprocessor data bus in two 8-bit bytes (most-significant byte first). In this manner, a microprocessor can access up to 11 external analog inputs or 6 digital signals and the positive reference voltage that may be used for self-test.



**FN CHIP CARRIER PACKAGE  
(TOP VIEW)**



**FUNCTION TABLE**

ADDRESS/CONTROL					DESCRIPTION	
R/W	RS	CS	R	CLK		
X	X	X	L	↑	Reset	
L	H	L	H	↓	Write bus data to control register	
H	L	L	H	↑	Read data from analog conversion register	
H	H	L	H	↑	Read data from digital data register	
X	X	H	H	X	No response	

H = High-level, L = Low-level, X = Irrelevant

↓ = High-to-low transition, ↑ = Low-to-high transition

For proper operation, Reset must be low for at least three clock cycles.

LinCMOS is a trademark of Texas Instruments.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1983, Texas Instruments Incorporated

# TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

## description (continued)

2

Data Acquisition Circuits

The A/D conversion uses the successive-approximation technique and switched-capacitor circuitry. This method eliminates the possibility of missing codes, nonmonotonicity, and a need for zero or full-scale adjustment. Any one of 11 analog inputs (or self-test) can be converted to an 8-bit digital word and stored in 10 microseconds (TLC532A) or 20 microseconds (TLC533A) after instructions from the microprocessor have been recognized. The on-chip sample-and-hold functions automatically to minimize errors due to noise on the analog inputs. Furthermore, differential high-impedance reference inputs are available to help isolate the analog circuitry from the logic and supply noises while easing ratiometric conversion and scaling.

The TLC532AM and TLC533AM are available in both the N and FN plastic packages and are characterized for operation from -55°C to 125°C. The TLC532AI and TLC533AI are characterized for operation from -40°C to 85°C.

## functional description

The TLC532A and TLC533A provide direct interface to a microprocessor-based system. Control of the TLC532A and TLC533A is handled via the 8-line TTL-compatible 3-state data bus, the three control inputs (Read/Write, Register Select, and Chip Select), and the Clock input. Each device contains three 16-bit internal registers. These registers are the control register, the analog conversion data register, and the digital data register.

A high level at the Read/Write input and a low level at the Chip Select input set the device to output data on the 8-line data bus for the processor to read. A low level at the Read/Write input and a low level at the Chip Select input set the device to receive instructions into the internal control register on the 8-line data bus from the processor. When the device is in the read mode and the Register Select input is low, the processor will read the data contained in the analog conversion data register. However, when the Register Select input is high, the processor reads the data contained in the digital data register.

The control register is a write-only register into which the microprocessor writes command instructions for the device to start A/D conversion and to select the analog channel to be converted. The analog conversion data register is a read-only register that contains the current converter status and most recent conversion results. The digital data register is also a read-only register that holds the digital input logic levels from the six dual-purpose inputs.

Internally each device contains a byte pointer that selects the appropriate byte during two cycles of the Clock input in a normal 16-bit microprocessor instruction. The internal pointer will automatically point to the most-significant (MS) byte after the first complete clock cycle any time that the Chip Select is at the high level for at least one clock cycle. This causes the device to treat the next signal on the 8-line data bus as the MS byte. A low level at the Chip Select input activates the inputs and outputs and an internal function decoder. However, no data is transferred until the Clock goes high. The internal byte pointer first points to the MS byte of the selected register during the first clock cycle. After the first clock cycle in which the MS byte is accessed, the internal pointer switches to the LS byte and remains there for as long as Chip Select is low. The MS byte of any register may be accessed by either an 8-bit or a 16-bit microprocessor instruction; however, the LS byte may only be accessed by a 16-bit microprocessor instruction.

Normally, a two-byte word is written into or read from the controlling processor, but a single byte can be read by the processor by proper manipulation of the Chip Select input. This can be used to read conversion status from the analog conversion data register or the digital multipurpose input levels from the digital data register. The format and content of each two-byte word is shown in Figures 1 through 3.


**TLC532AM, TLC532AI, TLC533AM, TLC533AI**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS**

**functional description (continued)**

A conversion cycle is started after a two-byte instruction is written into the control register and the start conversion (SC) bit is a logic high. This two-byte instruction also selects the input analog channel to be converted. The status (EOC) bit in the analog conversion data register is reset and it remains reset until the conversion is completed, at that time the status bit is then set again. After conversion, the results are loaded into the analog conversion data register. These results remain in the analog conversion data register until the next conversion cycle is completed. If a new conversion command is entered into the control register while the conversion cycle is in progress, the on-going conversion will be aborted and a new channel acquisition cycle will immediately begin.


The Reset input allows the device to be externally forced to a known state. When a low level is applied to the Reset input for a minimum of three clock periods, the start conversion bit is cleared. The A/D converter is then idled and all the outputs are placed in the high-impedance off-state. However, the content of the analog conversion data register is not affected by the Reset input going to a low level.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.



**TLC532AM, TLC532AI, TLC533AM, TLC533AI  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS**


### typical operating sequences



- NOTES: A. This is a 16-bit input instruction from the microprocessor being sent to the control data register.  
B. This is the 2-byte (16-bit) content of the digital data register being sent to the microprocessor.  
C. This is the LS byte (8-bit) content of the analog conversion data register being sent to the microprocessor.  
D. This is the LS byte (8-bit) content of the digital data register being sent to the microprocessor.  
E. These are MS byte (8-bit), LS byte (8-bit), and LS byte (8-bit) content of the analog conversion data register or digital data register being sent to the microprocessor.  
F. This is the 2-byte (16-bit) content of the analog conversion data register being sent to the microprocessor.

TLC532AM, TLC532AI, TLC533AM, TLC533AI  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS


read or write cycle time sequence



NOTES: A. The reset pulse ( $\bar{R}$  low) is required only during power-up.

B. The most-significant byte output of Data Out occurs when CLK is high. When CLK is low, Data Out is in the high-impedance (off) state. When CLK goes high again, the least-significant byte is placed on the data bus. At this point, the least-significant byte will remain on the bus for as long as CLK is kept high.


# TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS



Unused Bits (X) – The MS byte bits 2-1 through 2-7 and LS byte bits 2-1 through 2-4 of the control register are not used internally.  
 Start Conversion (SC) – When the SC bit in the MS byte is set to a logical 1 (high level), analog-to-digital conversion of the specified analog channel will begin immediately after the completion of the control register write.  
 Analog Multiplex Address (AO-A3) – These four address bits are decoded by the analog multiplexer and used to select the appropriate analog channel as shown below:


Hexadecimal Address (A3 = MSB)	Channel Select
0	AO
1	REF+ (A1)
2-5	A2-A5
6-9 (not used)	
A-F	A10-A15

FIGURE 1. CONTROL REGISTER TWO-BYTE WRITE WORD FORMAT AND CONTENT



A/D Status (EOC) – The A/D status end-of-conversion (EOC) bit is set whenever an analog-to-digital conversion is successfully completed by the A/D converter. The status bit is cleared by a 16-bit write from the microprocessor to the control register. The remainder of the bits in the MS byte of the analog conversion data register are always reset to logical 0 to simplify microprocessor interrogation of the A/D converter status.  
 A/D Result (RO-R7) – The LS byte of the analog conversion data register contains the result of the analog-to-digital conversion. Result bit R7 is the MSB and the converter follows the standard convention of assigning a code of all ones (11111111) to a full-scale analog voltage. There are no special overflow or underflow indications.

FIGURE 2. ANALOG CONVERSION DATA REGISTER ONE-BYTE AND TWO-BYTE READ WORD FORMAT AND CONTENT



Shared Digital Port (A10/D1-A15/D6) – The voltage present on these pins is interpreted as a digital signal and the corresponding states are read from these bits. A digital value will be given for each pin even if some or all of these pins are being used as analog inputs.  
 Analog Multiplex Address (AO-A3) – The address of the selected analog channel presently addressed is given by these bits.  
 Unused Bits (X) – LS byte bits 2-3 through 2-8 of the digital data register are not used.

FIGURE 3. DIGITAL DATA REGISTER ONE-BYTE AND TWO-BYTE READ WORD FORMAT AND CONTENT

**TLC532AM, TLC532AI, TLC533AM, TLC533AI  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: All voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

	TLC532A			TLC533A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.75	5	5.5	4.75	5	5.5	V
Positive reference voltage, V <sub>REF+</sub> (see Note 2)	2.5	V <sub>CC</sub>	V <sub>CC</sub> +0.1	2.5	V <sub>CC</sub>	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>REF-</sub> (see Note 2)	-0.1	0	2.5	-0.1	0	2.5	V
Differential reference voltage, V <sub>REF+ - V<sub>REF-</sub></sub>	1	V <sub>CC</sub>	V <sub>CC</sub> +0.2	1	V <sub>CC</sub>	V <sub>CC</sub> +0.2	V
High-level input voltage, V <sub>IH</sub>	Clock input	V <sub>CC</sub> -0.8		V <sub>CC</sub> -0.8			V
	All other digital inputs	2		2			
Low-level input voltage, V <sub>IL</sub>	Any digital input	0.8		0.8			V
Clock frequency, f <sub>CLK</sub>		0.1	2	2.048	0.1	1.048	1.06 MHz
CS setup time, t <sub>su(CS)</sub>		75		100			ns
Address (R/W and RS) setup time, t <sub>su(A)</sub>		100		145			ns
Data bus input setup time, t <sub>su(bus)</sub>		140		185			ns
Control (R/W, RS, and CS) hold time, t <sub>h(C)</sub>		10		20			ns
Data bus input hold time, t <sub>h(bus)</sub>		15		20			ns
Pulse duration of control during read, t <sub>w(C)</sub>		305		575			ns
Pulse duration, reset low, t <sub>wL(reset)</sub>		3		3			Clock Cycles
Pulse duration of clock high, t <sub>wH(CLK)</sub>		230		440			
Pulse duration of clock low, t <sub>wL(CLK)</sub>		200		410			ns
Clock rise time, t <sub>r(CLK)</sub>		15		25			ns
Clock fall time, t <sub>f(CLK)</sub>		16		30			ns
Operating free-air temperature, T <sub>A</sub>	TLC—AM	-55		125	-55	125	°C
	TLC—AI	-40		85	-40	85	

**NOTE 2:** Analog input voltages greater than or equal to that applied to the REF+ terminal convert to all ones (11111111), while input voltages equal to or less than that applied to the REF- terminal convert to all zeros (00000000). For proper operation, the positive reference voltage, V<sub>REF+</sub>, must be at least 1-volt greater than the negative reference voltage, V<sub>REF-</sub>. In addition, unadjusted errors may increase as the differential reference voltage, V<sub>REF+</sub> - V<sub>REF-</sub>, falls below 4.75 volts.

**TLC532AM, TLC532AI**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS**

electrical characteristics over recommended operating free-air temperature range,  $V_{REF+} = V_{CC}$ ,  $V_{REF-}$  at ground,  $f_{CLK} = 2$  MHz (unless otherwise noted)

**2**

**Data Acquisition Circuits**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1.6$ mA	2.4			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.6$ mA		0.4		V
$I_{IH}$ High-level input current	Any digital or Clock input	$V_{IH} = 5.5$ V		10		$\mu$ A
	Any control input			1		
$I_{IL}$ Low-level input current	Any digital or Clock input	$V_{IL} = 0$		-10		$\mu$ A
	Any control input			-1		
$I_{OZ}$ Off-state (high impedance-state) output current	$V_O = V_{CC}$	$V_O = 0$		10		$\mu$ A
				-10		
$I_I$ Analog input current (see Note 3)	$V_I = 0$ to $V_{CC}$	$V_I = 0$ to $V_{CC}$ , Clock input at 0 V		$\pm 500$		nA
	Leakage current between selected channel and all other analog channels			$\pm 400$		nA
$C_i$ Input capacitance	Digital pins 3 thru 10			4	30	$p$ F
	Any other input pin			2	15	
$I_{CC} + I_{REF+}$	Supply current plus reference current	$V_{CC} = V_{REF+} = 5.5$ V, Outputs open		1.5	3	mA
$I_{CC}$	Supply current	$V_{CC} = 5.5$ V		1.4	2	mA

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

operating characteristics over recommended operating free-air temperature range,  $V_{REF+} = V_{CC}$ ,  $V_{REF-}$  at ground,  $f_{CLK} = 2$  MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Linearity error		See Note 4			$\pm 0.5$	LSB
Zero error		See Note 5			$\pm 0.5$	LSB
Full-scale error		See Note 5			$\pm 0.5$	LSB
Total unadjusted error		See Note 6			$\pm 0.5$	LSB
Absolute accuracy error		See Note 7			$\pm 1$	LSB
$t_{conv}$	Conversion time (including channel acquisition time)			30		Clock Cycles
$t_{acq}$	Channel acquisition time prior to starting conversion			10		Clock Cycles
$t_{en}$	Data output enable time (see Note 8)	$C_L = 50$ pF, $R_L = 3$ k $\Omega$ ,		250		ns
$t_{dis}$	Data output disable time	$C_L = 50$ pF, $R_L = 3$ k $\Omega$	10			ns
$t_{r(bus)}$ Data bus output rise time	High-impedance to high-level	$C_L = 50$ pF, $R_L = 3$ k $\Omega$		150		ns
	Low to high-level			300		
$t_{f(bus)}$ Data bus output fall time	High-impedance to low-level	$C_L = 50$ pF, $R_L = 3$ k $\Omega$		150		ns
	High to low-level			300		

<sup>†</sup>Typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

- NOTES: 4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.  
 5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.  
 6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.  
 7. Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step. This includes all errors including inherent quantization error, which is the  $\pm 0.5$  LSB uncertainty caused by the A/D converters finite resolution.  
 8. If chip-select setup time,  $t_{su}(\text{CS})$ , is less than 0.14 microseconds, the effective data output enable time,  $t_{en}$ , may extend such that  $t_{su}(\text{CS}) + t_{en}$  is equal to a maximum of 0.475 microseconds.

LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

**electrical characteristics over recommended ranges  $V_{CC}$ ,  $V_{REF+}$ , and operating free-air temperature,  $V_{REF-}$  at ground,  $f_{CLK} = 1.048$  MHz (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1.6$ mA	2.4			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.6$ mA		0.4		V
$I_{IH}$ High-level input current	Any digital or Clock input	$V_{IH} = 5.5$ V		10		
	Any control input			1		$\mu$ A
$I_{IL}$ Low-level input current	Any digital or Clock input	$V_{IL} = 0$		-10		
	Any control input			-1		$\mu$ A
$I_{OZ}$ Off-state (high impedance-state) output current		$V_O = V_{CC}$		10		
		$V_O = 0$		-10		$\mu$ A
$I_I$ Analog input current (see Note 3)		$V_I = 0$ to $V_{CC}$		$\pm 500$		nA
		Leakage current between selected channel and all other analog channels		$\pm 400$		nA
$C_i$ Input capacitance	Digital pins 3 thru 10			4	30	
	Any other input pin			2	15	pF
$I_{CC} + I_{REF+}$	Supply current plus reference current	$V_{CC} = V_{REF+} = 5.5$ V, Outputs open		1.3	3	mA
$I_{CC}$	Supply current	$V_{CC} = 5.5$ V		1.2	2	mA

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

**operating characteristics over recommended ranges  $V_{CC}$ ,  $V_{REF+}$ , and operating free-air temperature,  $V_{REF-}$  at ground,  $f_{clock} = 1.048$  MHz (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Linearity error		See Note 4		$\pm 0.5$		LSB
Zero error		See Note 5		$\pm 0.5$		LSB
Full-scale error		See Note 5		$\pm 0.5$		LSB
Total unadjusted error		See Note 6		$\pm 0.5$		LSB
Absolute accuracy error		See Note 7		$\pm 1$		LSB
$t_{conv}$ Conversion time (including channel acquisition time)				30		Clock Cycles
$t_{acq}$ Channel acquisition time prior to starting conversion				10		Clock Cycles
$t_{en}$ Data output enable time (see Note 8)		$C_L = 50$ pF, $R_L = 3$ k $\Omega$ ,		335		ns
$t_{dis}$ Data output disable time		$C_L = 50$ pF, $R_L = 3$ k $\Omega$		10		ns
$t_{rl(bus)}$ Data bus output rise time	High-impedance to high-level	$C_L = 50$ pF, $R_L = 3$ k $\Omega$		150		
	Low to high-level			300		ns
$t_{tf(bus)}$ Data bus output fall time	High-impedance to low-level	$C_L = 50$ pF, $R_L = 3$ k $\Omega$		150		
	High to low-level			300		ns

<sup>†</sup>Typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

- NOTES:
4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.
  5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
  7. Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step. This includes all errors including inherent quantization error, which is the  $\pm 0.5$  LSB uncertainty caused by the A/D converters finite resolution.
  8. If chip-select setup time,  $t_{SU}(\text{CS})$ , is less than 0.14 microseconds, the effective data output enable time,  $t_{en}$ , may extend such that  $t_{SU}(\text{CS}) + t_{en}$  is equal to a maximum of 0.475 microseconds.



# TLC540M, TLC540I, TLC541M, TLC541I

## LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

D2799, OCTOBER 1983—REVISED DECEMBER 1985

- LinCMOS™ Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . .  $\pm 0.5$  LSB Max
- TLC541 is Direct Replacement for Motorola MC145040 and National Semiconductor ADC0811. TLC540 is Capable of Higher Speed
- Pinout and Control Signals Compatible with TLC1540 Family of 10-Bit A/D Converters

TYPICAL PERFORMANCE	TLC540	TLC541
Channel Acquisition Sample Time	2 $\mu$ s	3.6 $\mu$ s
Conversion Time	9 $\mu$ s	17 $\mu$ s
Samples per Second	$75 \times 10^3$	$40 \times 10^3$
Power Dissipation	6 mW	6 mW

### description

The TLC540 and TLC541 are LinCMOS™ A/D peripherals built around an 8-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select ( $\overline{CS}$ ), and Address Input]. A 4-megahertz system clock for the TLC540 and a 2.1-megahertz system clock for the TLC541 with a design that includes simultaneous read/write operation allow high-speed data transfers and sample rates of up to 75,180 samples per second for the TLC540 and 40,000 samples per second for the TLC541. In addition to the high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The converters incorporated in the TLC540 and TLC541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A switched-capacitor design allows guaranteed low-error ( $\pm 0.5$  LSB) conversion in 9 microseconds for the TLC540 and 17 microseconds for the TLC541 over the full operating temperature range.

The TLC540 and the TLC541 are available in both the N and FN plastic packages. The M-suffix versions are characterized for operation from  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The I-suffix versions are characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

LinCMOS is a trademark of Texas Instruments Incorporated


### N DUAL-IN-LINE PACKAGE

(TOP VIEW)



### FN CHIP CARRIER PACKAGE

(TOP VIEW)




# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS


functional block diagram

2

## Data Acquisition Circuits



### operating sequence



- NOTES:
- The conversion cycle, which requires 36 System Clock periods, is initiated on the 8th falling edge of the I/O Clock after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O Clock must remain low for at least 36 System Clock cycles to allow conversion to be completed.
  - The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O Clock falling edges.
  - To minimize errors caused by noise at the CS input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

**TLC540M, TLC540I, TLC541M, TLC541I  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 11 INPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .				6.5 V
Input voltage range (any input) . . . . .				-0.3 V to $V_{CC}$ + 0.3 V
Output voltage range . . . . .				-0.3 V to $V_{CC}$ + 0.3 V
Peak input current range (any input) . . . . .				± 10 mA
Peak total input current (all inputs) . . . . .				± 30 mA
Operating free-air temperature range: TLC540I, TLC541I . . . . .				-40°C to 85°C
TLC540M, TLC541M . . . . .				-55°C to 125°C
Storage temperature range . . . . .				-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .				260°C
Case temperature for 10 seconds: FN package . . . . .				260°C

NOTE 1: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).

**recommended operating conditions**

	TLC540			TLC541			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.75	5	5.5	4.75	5	5.5	V
Positive reference voltage, $V_{REF+}$ (see Note 2)	2.5	$V_{CC}$	$V_{CC} + 0.1$	2.5	$V_{CC}$	$V_{CC} + 0.1$	V
Negative reference voltage, $V_{REF-}$ (see Note 2)	-0.1	0	2.5	0.1	0	2.5	V
Differential reference voltage, $V_{REF+} - V_{REF-}$ (see Note 2)	1	$V_{CC}$	$V_{CC} + 0.2$	1	$V_{CC}$	$V_{CC} + 0.2$	V
Analog input voltage (see Note 2)	0	$V_{CC}$		0	$V_{CC}$		V
High-level control input voltage, $V_{IH}$	2			2			V
Low-level control input voltage, $V_{IL}$		0.8			0.8		V
Setup time, address bits at data input before I/O CLK↑, $t_{SU(A)}$	200			400			ns
Hold time, address bits after I/O CLK↑, $t_{H(A)}$	0			0			ns
Setup time, CS low before clocking in first address bit, $t_{SU(CS)}$ (see Note 3)	3			3			System clock cycles
CS high during conversion, $t_{WH(CS)}$	36			36			System clock cycles
Input/Output clock frequency, $f_{CLK(II/O)}$	0	2.048		0	1.1		MHz
System clock frequency, $f_{CLK(SYS)}$	$f_{CLK(II/O)}$	4		$f_{CLK(II/O)}$	2.1		MHz
System clock high, $t_{WH(SYS)}$	110			210			ns
System clock low, $t_{WL(SYS)}$	100			190			ns
Input/Output clock high, $t_{WH(II/O)}$	200			404			ns
Input/Output clock low, $t_{WL(II/O)}$	200			404			ns
Clock transition time (see Note 4)	System	$f_{CLK(SYS)} \leq 1048$ kHz	30	30			ns
		$f_{CLK(SYS)} > 1048$ kHz	20	20			
	I/O	$f_{CLK(II/O)} \leq 525$ kHz	100	100			ns
		$f_{CLK(II/O)} > 525$ kHz	40	40			
Operating free-air temperature, $T_A$		TLC540M, TLC541M	-55	125	-55	125	°C
		TLC540I, TLC541I	-40	85	-40	85	

NOTES: 2. Analog input voltages greater than that applied to  $REF+$  convert as all "1's (11111111), while input voltages less than that applied to  $REF-$  convert as all "0's (00000000). For proper operation,  $REF+$  voltage must be at least 1 volt higher than  $REF-$  voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.

3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.

4. This is the time required for the clock input signal to fall from  $V_{IH}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IH}$  min. In the vicinity of normal room temperature, the devices function with input clock transition times as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

**TLC540M, TLC540I, TLC541M, TLC541I**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH SERIAL CONTROL AND 11 INPUTS**

2

Data Acquisition Circuits

electrical characteristics over recommended operating temperature range,  
 $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$  (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for  
TLC540 or  $f_{CLK(I/O)} = 1.1 \text{ MHz}$  for TLC541

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{OH}$ High-level output voltage (pin 16)	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = 360 \mu\text{A}$	2.4			V
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 1.6 \text{ mA}$		0.4		V
$I_{OZ}$ Off-state (high-impedance state) output current	$V_O = V_{CC}$ , $\overline{CS}$ at $V_{CC}$		10		$\mu\text{A}$
	$V_O = 0$ , $\overline{CS}$ at $V_{CC}$		-10		
$I_{IH}$ High-level input current	$V_I = V_{CC}$		0.005	2.5	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_I = 0$		-0.005	-2.5	$\mu\text{A}$
$I_{CC}$ Operating supply current	$\overline{CS}$ at 0 V	1.2	2.5		mA
Selected channel leakage current	Selected channel at $V_{CC}$ , Unselected channel at 0 V	0.4	1		$\mu\text{A}$
	Selected channel at 0 V, Unselected channel at $V_{CC}$	-0.4	-1		
$I_{CC} + I_{REF}$ Supply and reference current	$V_{REF+} = V_{CC}$ , $\overline{CS}$ at 0 V	1.3	3		mA
$C_i$ Input capacitance	Analog inputs	7	55		pF
	Control inputs	5	15		

†All typical values are at  $T_A = 25^\circ\text{C}$ .

TLC540M, TLC540I, TLC541M, TLC541I  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
 WITH SERIAL CONTROL AND 11 INPUTS**

**operating characteristics over recommended operating free-air temperature range,  
 $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$ ,  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC540 or  $1.1 \text{ MHz}$  for TLC541,  
 $f_{CLK(SYS)} = 4 \text{ MHz}$  for TLC540 or  $2.1 \text{ MHz}$  for TLC541.**

PARAMETER	TEST CONDITIONS	TLC540			TLC541			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Linearity error	See Note 5			$\pm 0.5$			$\pm 0.5$	LSB
Zero error	See Notes 2 and 6			$\pm 0.5$			$\pm 0.5$	LSB
Full-scale error	See Notes 2 and 6			$\pm 0.5$			$\pm 0.5$	LSB
Total unadjusted error	See Note 7			$\pm 0.5$			$\pm 0.5$	LSB
Self-test output code	Input A11 address = 1011 (See Note 8)	01111101 (125)	10000011 (131)		01111101 (125)	10000011 (131)		
$t_{conv}$	Conversion time	See Operating Sequence			9	17		
	Total access and conversion time	See Operating Sequence			13.3	25		
$t_{acq}$	Channel acquisition time (sample cycle)	See Operating Sequence			4	4		
$t_v$	Time output data remains valid after I/O clock↓				10	10		
$t_d$	Delay time, I/O clock↓ to data output valid	See Parameter Measurement Information				300	400	
$t_{en}$	Output enable time					150	150	
$t_{dis}$	Output disable time					150	150	
$t_r(bus)$	Data bus rise time					300	300	
$t_f(bus)$	Data bus fall time					300	300	



- NOTES: 2. Analog input voltages greater than that applied to REF + convert to all "1"s (11111111), while input voltages less than that applied to REF - convert to all "0"s (00000000). For proper operation, REF + voltage must be at least 1 volt higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.  
 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.  
 6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted for full-scale input voltage.  
 7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.  
 8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.

**TLC540M, TLC540I, TLC541M, TLC541I  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 11 INPUTS**

2

Data Acquisition Circuits

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A.  $C_L = 50 \text{ pF}$  for TLC540 and  $100 \text{ pF}$  for TLC541.

B.  $t_{en} = t_{PZH}$  or  $t_{P LZ}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

## principles of operation

The TLC540 and TLC541 are each complete data acquisition systems on a single chip. They include such functions as analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs [two clocks, chip select ( $\overline{CS}$ ), and address]. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, with TLC540 a conversion can be completed in 9 microseconds, while complete input-conversion-output cycles can be repeated every 13 microseconds. With TLC541 a conversion can be completed in 17 microseconds, while complete input-conversion-output cycles are repeated every 25 microseconds. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in "self-test," and in any order desired by the controlling processor.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{CS}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{CS}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC540/541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

1.  $\overline{CS}$  is brought low. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low  $\overline{CS}$  transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
3. Three clock cycles are then applied to the I/O pin and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
4. The final eighth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 System Clock cycles. After this final I/O Clock cycle,  $\overline{CS}$  must go high or the I/O Clock must remain low for at least 36 System Clock cycles to allow for the conversion function.

$\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.

# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

## principles of operation (continued)


It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
2. The device will recognize a  $\overline{CS}$  low transition only when the  $\overline{CS}$  input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{CS}$  negative edge, the first two clock cycles will not shift in the address because a low  $\overline{CS}$  must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address,  $\overline{CS}$  must be raised after the sixth I/O Clock pulse that has been recognized by the device, so that a  $\overline{CS}$  low level will be recognized upon the lowering of the eighth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the eighth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the eighth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC540/TLC541 will continue sampling the analog input until the eighth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

- LinCMOS™ Technology
- 8-Bit Resolution A/D Converter
- On-Chip 6-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . .  $\pm 0.5$  LSB Max
- End-of-Conversion Output
- Conversion Time . . . 17  $\mu$ s Max
- Internal System Clock . . . 4 MHz Typ
- Low Power Consumption . . . 6 mW Typ
- Total Access and Conversion Cycles:  
TLC543 . . . 45,500 c/s Min  
TLC544 . . . 40,000 c/s Min

D, J, OR N PACKAGE  
(TOP VIEW)**description**

The TLC543 and TLC544 are LinCMOS™ A/D peripherals built around an 8-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control lines that include I/O Clock, Chip Select (CS), Address Input, and End-of-Conversion Output (EOC). A 4-megahertz on-chip system clock and simultaneous read/write operations permit high-speed data transfer and minimum sample rates of 45,500 cycles per second for TLC543 and 40,000 cycles for the TLC544. In addition to the high-speed converter and versatile control logic, there is an on-chip 6-channel analog multiplexer that can be used to sample any one of five inputs or an internal "self-test" voltage and a sample-and-hold that can operate automatically or under processor control.

The converters incorporated in the TLC543 and TLC544 feature differential high-impedance reference inputs that permit ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noise.

A totally switched-capacitor design allows guaranteed low-error ( $\pm 0.5$  LSB) conversion in 17 microseconds maximum for the TLC543 and the TLC544 over the full operating temperature range. The TLC543M and TLC544M are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TLC543I and TLC544I are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

LinCMOS is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1986, Texas Instruments Incorporated




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**TLC543M, TLC543I, TLC544M, TLC544I**  
**8-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH SERIAL CONTROL AND 5 INPUTS**


functional block diagram

2

Data Acquisition Circuits



operating sequence



- NOTES:
- The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O clock must remain low for at least 36 system clock cycles to allow conversion to be completed.
  - The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O Clock falling edges.
  - To minimize errors caused by noise at the CS input, the internal circuitry waits for three internal system clock cycles (1.4  $\mu$ s at 2 MHz) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

# PRODUCT PREVIEW

# TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	.....	.....	.....	6.5 V
Input voltage range (any input)	.....	.....	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Output voltage range	.....	.....	.....	-0.3 V to V <sub>CC</sub> + 0.3 V
Peak input current range (any input)	.....	.....	.....	±10 mA
Peak total input current (all inputs)	.....	.....	.....	±30 mA
Operating free-air temperature range: TLC543I, TLC544I	.....	.....	.....	-40°C to 85°C
TLC543M, TLC544M	.....	.....	.....	-55°C to 125°C
Storage temperature range	.....	.....	.....	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	.....	.....	.....	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	.....	.....	.....	300°C

NOTE 1: All voltages are with respect to ground (GND pin) with REF- and GND wired together (unless otherwise noted).

## recommended operating conditions

	TLC543			TLC544			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	3	5	6	3	5	6	V
Positive reference voltage, V <sub>REF+</sub> (see Note 2)	2.5	V <sub>CC</sub>	V <sub>CC</sub> +0.1	2.5	V <sub>CC</sub>	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>REF-</sub> (see Note 2)	-0.1	0	2.5	0.1	0	2.5	V
Differential reference voltage, V <sub>REF+</sub> - V <sub>REF-</sub> (see Note 2)	1	V <sub>CC</sub>	V <sub>CC</sub> +0.2	1	V <sub>CC</sub>	V <sub>CC</sub> +0.2	V
Analog input voltage (see Note 2)	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
High-level control input voltage, V <sub>IH</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)	2			2			V
Low-level control input voltage, V <sub>IL</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)			0.8			0.8	V
Input/Output clock frequency, f <sub>CLK(I/O)</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)	0	2.048		0	1.1		MHz
System clock frequency, f <sub>CLK(I/O)</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)			4		2.1		MHz
Input/Output clock high, t <sub>wH(I/O)</sub>	200			404			ns
Input/Output clock low, t <sub>wL(I/O)</sub>	200			404			ns
I/O clock transition time (see Note 3)	f <sub>CLK(I/O)</sub> < 1.1 MHz	100		100			ns
		40					
Duration of CS input high state during conversion, t <sub>wH(CS)</sub>	17			17			μs
Setup time, address bits at data input before I/O CLOCK1, t <sub>su(A)</sub>	200			400			ns
Hold time, address bits after I/O CLOCK1, t <sub>h(A)</sub>	0			0			ns
Setup time, CS low before clocking in first address bits, t <sub>su(CS)</sub> (see Note 4)	1.4			1.4			μs
Operating free-air temperature, T <sub>A</sub>	TLC543M, TLC544M	-55	125	-55	125		°C
	TLC543I, TLC544I	-40	85	-40	85		

- NOTES:
2. Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111) and input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, adjusted errors may increase as this differential reference voltage falls below 4.75 volts.
  3. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transitions as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.
  4. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (1.4 μs at 2 MHz) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.

electrical characteristics over recommended operating temperature range,  
 $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$  (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC543  
or  $f_{CLK(I/O)} = 1.1 \text{ MHz}$  for TLC544

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage, Data out, EOC	$V_{CC} = 4.75 \text{ V}$ ,	$I_{OH} = -360 \mu\text{A}$	2.4			V	
V <sub>OL</sub>	Low-level output voltage Data out	$V_{CC} = 4.75 \text{ V}$ ,	$I_{OL} = 3.2 \text{ mA}$		0.4		V	
		$V_{CC} = 4.75 \text{ V}$ ,	$I_{OL} = 1.6 \text{ mA}$		0.4			
I <sub>OZ</sub> Off-state (high-impedance state) output current		$V_O = V_{CC}$ ,	$\bar{CS}$ at $V_{CC}$		10		$\mu\text{A}$	
		$V_O = 0$ ,	$\bar{CS}$ at $V_{CC}$		-10			
I <sub>IH</sub>	High-level input current	$V_I = V_{CC} + 0.3 \text{ V}$		0.005	2.5		$\mu\text{A}$	
I <sub>IL</sub>	Low-level input current	$V_I = 0$		-0.005	-2.5		$\mu\text{A}$	
I <sub>CC</sub>	Operating supply current	$\bar{CS}$ at 0 V		1.2	2		mA	
I <sub>lk</sub>	Selected channel leakage current	Selected channel at $V_{CC}$ ,		0.4	1			
		Unselected channel at 0 V	See Figure 1			-0.4	-1	
I <sub>REF</sub> Reference current		$V_{REF+} = V_{CC}$ ,	$\bar{CS}$ at 0 V	0.1	1		mA	
C <sub>i</sub>	Input capacitance	Analog inputs	7	55				
		Control inputs	5	15		pF		

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. SELECTED CHANNEL LEAKAGE CURRENT

operating characteristics over recommended operating free-air temperature range,  $V_{CC} = V_{REF+} = 4.75$  to  $5.5$  V,  
 $f_{CLK(I/O)} = 2.048$  MHz for TLC543 or  $1.1$  MHz for TLC544

PARAMETER	TEST CONDITIONS	TLC543			TLC544			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Linearity error	See Note 5			$\pm 0.5$			$\pm 0.5$	LSB
Zero error	See Note 6			$\pm 0.5$			$\pm 0.5$	LSB
Full-scale error	See Note 6			$\pm 0.5$			$\pm 0.5$	LSB
Total unadjusted error	See Note 7			$\pm 0.5$			$\pm 0.5$	LSB
Self-test output code	Input A5 address = 10110; See Note 8	01111101 (125)	10000011 (131)		01111101 (125)	10000011 (131)		
$t_{conv}$	Conversion time	See Operating Sequence	8	17		12	17	$\mu s$
$t_a+c$	Total access and conversion time	See Operating Sequence	12	22		19	25	$\mu s$
$t_{acq}$	Channel acquisition time (sample cycle)	See Operating Sequence			4		4	I/O clock cycles
$t_v$	Time output data remains valid after I/O clock↓		10		10			ns
$t_d$	Delay time, I/O clock↓ to data output valid			300		400		ns
$t_{en}$	Output enable time	See Figure 2		1.4		1.4		ns
$t_{dis}$	Output disable time			150		150		ns
$t_{r(bus)}$	Data bus and EOC rise time			300		300		ns
$t_{f(bus)}$	Data bus and EOC fall time			300		300		ns
$t_{PHL(EOC)}$	Propagation delay, 8th I/O clock↓ to EOC			400		400		ns
$t_{d(EOC)}$	Delay time, EOC to DATA OUT (MSB) (see Note 9)			-1		-1		$\mu s$



- NOTES:
5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
  6. Zero error is the difference between the output of an ideal and an actual A/D converter for zero input voltage; full-scale error is that same difference for full-scale input voltage.
  7. Total unadjusted error comprises linearity, zero, and full-scale errors.
  8. Both the input address and the output codes are expressed in positive logic. The A5 analog input signal is internally generated and is used for test purposes.
  9. The EOC signal is output after 40 internal clock cycles, while the data is available after 36 internal clock cycles. Thus, the delay time, EOC to DATA OUT, is a negative value equal to four internal system clock cycles less internal propagation delays.

**TLC543M, TLC543I, TLC544M, TLC544I  
8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 5 INPUTS**

2



Data Acquisition Circuits

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORM FOR DELAY TIME

VOLTAGE WAVEFORM FOR RISE AND FALL TIMES



VOLTAGE WAVEFORMS FOR EOC TIMING

NOTES: A.  $C_L = 50\text{ pF}$  for TLC543 and  $100\text{ pF}$  for TLC544.B.  $t_{en} = t_{PZH}$  or  $t_{PLZ}$ .  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 2. OPERATING CHARACTERISTICS

## PRINCIPLES OF OPERATION

## introduction

TLC543 and TLC544 are each complete data acquisition systems on a single chip. They include the functions of analog multiplexer, sample and hold, 8-bit A/D converter, data and control registers, and control logic. Flexible serial communication is achieved with a microprocessor or microcomputer using a TTL-compatible three-state Data Out and four control lines: Chip Select ( $\overline{CS}$ ), I/O Clock, Address Input, and End of Conversion (EOC) output.

To maximize access speed, the device simultaneously writes the previous conversion result, reads a new multiplexer address, and acquires the analog signal. This is followed by the A/D conversion, whose end is signalled by EOC output going high. These Total Access and Conversion Cycles are completed in a minimum of  $22\ \mu s$  for the TLC543 and  $25\ \mu s$  for the TLC544. Conversion can take place, in any order, on the five analog inputs or the built-in self-test system.

The system clock, which drives the control logic and the switched-capacitor successive approximation A/D converter, is internal to the device and typically runs at a frequency of 4 MHz. This internal system clock runs independently and there are no required phase or frequency relationships with other signals.

## digital interface

The I/O clock controls the acquisition of the analog signal as well as all serial data communications between the TLC543 or TLC544 and the host processor. This I/O clock from the host consists of a burst of eight pulses separated by the conversion time. Timing may be achieved by chip select ( $\overline{CS}$ ) synchronously gating a continuous I/O clock or directly from the host with  $\overline{CS}$  held low continuously.

With  $\overline{CS}$  high, Data Out is in a high-impedance condition with the Address Input and I/O clock input disabled. This feature allows the interface pins, with the exception of CS and EOC, to share a common bus with additional TLC543 or TLC544 devices or other members of the TLC543/544 family of devices.

## typical operating sequence

Consider an access and conversion sequence where  $\overline{CS}$  is being used:  $\overline{CS}$  is brought low and recognized after the time out of the noise-rejection circuitry. The MSB of the previous conversion result appears at Data Out, whose three-state output is enabled. The MSB of the new multiplexer address should be present at the Address Input to conform with the setup time,  $t_{SU}(A)$ , requirements before the first rising edge of the I/O clock. The multiplexer address is shifted in on the first three rising edges of the I/O clock.

The first seven falling edges of I/O CLOCK shift out the remaining seven bits of the previous conversion on DATA OUT. The eighth I/O clock falling edge returns the MSB to the Data Out. Optimum serial transfer takes place with the bit streams being read on the rising edges of the I/O clock for the respective devices and Data Out and Address In lines.

At the fourth falling edge of the I/O clock, the on-chip sample and hold begins to acquire the newly addressed analog input and continues until the eighth (and final) falling edge. A hold function is initiated by the eighth I/O clock pulse falling edge. If it is desired to start the conversion at a specific point in time (or lengthen the acquisition time), the host processor may leave the eighth I/O clock pulse in the high state until the moment at which the analog signal must be sampled. After bringing the eighth I/O pulse low, the A/D function is performed in the next 36 internal system clock cycles.

In applications where  $\overline{CS}$  is held low continuously, the bursts of eight I/O clock pulses should be timed to be at least  $t_{conv}$  apart.

**TLC543M, TLC543I, TLC544M, TLC544I  
8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 5 INPUTS****CS input**

To minimize bus contention caused by noise enabling the three-state Data Out, when the CS input is brought low the device waits for two rising edges and a falling edge of the internal system clock before recognizing the CS transition. Hence, the setup time  $t_{SU}(CS)$  should be observed when using the CS input. This applies also to a CS high-to-low transition, except for disabling of DATA OUT, which goes into a high-impedance state immediately within the  $t_{DIS}$  specification (see Figure 3). If this interruption of CS in the low state is less than 1.5 internal system clock cycles, and hence not recognized, DATA OUT will be immediately enabled with the return of CS to the low state. DATA OUT becomes enabled after a CS high-to-low transition in time  $t_{EN}$  (equivalent to  $t_{SU}(CS)$  for this device, see Figure 3).

CS can be brought high during a conversion without affecting the ongoing conversion but must remain high until the end of conversion. Otherwise, a CS falling edge will cause a reset condition that will abort the conversion in progress. When a new access cycle is started, the previous conversion result will be output.

A new conversion may be restarted by toggling CS high-to-low at least  $t_{SU}(CS)$  before the eighth falling edge of the I/O clock. The ongoing access cycle will be aborted. Again, when a new access cycle is started, the previous conversion result will be output.

**end of conversion output (EOC)**

EOC goes low a propagation delay time  $t_{PHL}(EOC)$  after the 8th falling edge of the I/O clock, and goes high when conversion is complete. At this time the MSB is available at Data Out; however, if CS is high it will be necessary to bring CS low and wait for the CS recognition time before Data Out is available, since Data Out is in a high-impedance state when CS is high. Delay time  $t_d(EOC)$  of EOC to Data Out is a negative value of 4 internal system clock cycles less internal propagation delay, because the EOC signal is output after 40 internal system clock cycles whereas conversion is complete with data available after 36 cycles.

## ADVANCE INFORMATION

# TLC545M, TLC545I, TLC546M, TLC546I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 19 INPUTS

D2850, DECEMBER 1985

- LinCMOS™ Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 20-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . .  $\pm 0.5$  LSB Max
- Timing and Control Signals Compatible with 8-Bit TLC540 and 10-Bit TLC1540 A/D Converter Families

TYPICAL PERFORMANCE	TL545	TL546
Channel Acquisition Time	1.5 $\mu$ s	2.7 $\mu$ s
Conversion Time	9 $\mu$ s	17 $\mu$ s
Sampling Rate	$76 \times 10^3$	$40 \times 10^3$
Power Dissipation	6 mW	6 mW

### description

The TLC545 and TLC546 are LinCMOS™ A/D peripherals built around an 8-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select ( $\bar{CS}$ ), and Address Input]. A 4-megahertz system clock for the TLC545 and a 2.1-megahertz system clock for the TLC546 with a design that includes simultaneous read/write operation allow high-speed data transfers and sample rates of up to 76,923 samples per second for the TLC545, and 40,000 samples per second for the TLC546. In addition to the high-speed converter and versatile control logic, there is an on-chip 20-channel analog multiplexer that can be used to sample any one of 19 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control.


The converters incorporated in the TLC545 and TLC546 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows guaranteed low-error ( $\pm 0.5$  LSB) conversion in 9 microseconds for

LinCMOS is a trademark of Texas Instruments Incorporated

ADVANCE INFORMATION documents contain information on new products in the sampling or production phase of development. Characteristic data and other specifications are subject to change without notice.


### N DUAL-IN-LINE PACKAGE

#### (TOP VIEW)



### FN CHIP CARRIER PACKAGE

#### (TOP VIEW)




2


Data Acquisition Circuits

ADVANCE INFORMATION

**functional block diagram**



## operating sequence



- NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated with the 8th I/O clock after CS for the channel whose address exists in memory at that time.  
 B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges.  
 C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three system clock cycles (or less) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	.....	6.5 V
Input voltage range (any input)	.....	-0.3 V to V <sub>CC</sub> +0.3 V
Output voltage range	.....	-0.3 V to V <sub>CC</sub> +0.3 V
Peak input current range (any input)	.....	± 10 mA
Peak total input current (all inputs)	.....	± 30 mA
Operating free-air temperature range: TLC545I, TLC546I	.....	-40°C to 85°C
TLC545M, TLC546M	.....	-55°C to 125°C
Storage temperature range	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package	.....	260°C
Case temperature for 10 seconds: FN package	.....	260°C

NOTE 1: All voltage values are with respect to network ground terminal.

**TLC545M, TLC545I, TLC546M, TLC546I**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH SERIAL CONTROL AND 19 INPUTS**

**ADVANCE  
INFORMATION**

**2**

**Data Acquisition Circuits**

**recommended operating conditions**

	TLC545			TLC546			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$	4.75	5	5.5	4.75	5	5.5	V	
Positive reference voltage, $V_{REF+}$ (see Note 2)	2.5	$V_{CC}$	$V_{CC} + 0.1$	2.5	$V_{CC}$	$V_{CC} + 0.1$	V	
Negative reference voltage, $V_{REF-}$ (see Note 2)	-0.1	0	$V_{CC} - 2.5$	-0.1	0	$V_{CC} - 2.5$	V	
Differential reference voltage, $V_{REF+} - V_{REF-}$ (see Note 2)	1	$V_{CC}$	$V_{CC} + 0.2$	1	$V_{CC}$	$V_{CC} + 0.2$	V	
Analog input voltage (see Note 2)	0		$V_{CC}$	0		$V_{CC}$	V	
High-level control input voltage, $V_{IH}$	2			2			V	
Low-level control input voltage, $V_{IL}$			0.8			0.8	V	
Setup time, address bits at data input before I/O CLK↑, $t_{su(A)}$	200			400			ns	
Address hold time, $t_h$	0			0			ns	
Setup time, $\overline{CS}$ low before clocking in first address bit, $t_{su(CS)}$ (see Note 3)	3			3			System clock cycles	
Chip select high during conversion, $t_{wH(CS)}$	36			36			System clock cycles	
Input/Output clock frequency, $f_{CLK(I/O)}$	0	2.048		0	1.1	MHz		
System clock frequency, $f_{CLK(SYS)}$	$f_{CLK(I/O)}$	4		$f_{CLK(I/O)}$	2.1	MHz		
System clock high, $t_{wH(SYS)}$	110			210			ns	
System clock low, $t_{wL(SYS)}$	100			190			ns	
Input/Output clock high, $t_{wH(I/O)}$	200			404			ns	
Input/Output clock low, $t_{wL(I/O)}$	200			404			ns	
Clock transition time (see Note 4)	System	$f_{CLK(SYS)} \leq 1048$ kHz		30		30	ns	
		$f_{CLK(SYS)} > 1048$ kHz		20		20		
	I/O	$f_{CLK(I/O)} \leq 525$ kHz		100		100	ns	
		$f_{CLK(I/O)} > 525$ kHz		40		40		
Operating free-air temperature, $T_A$		TLC545M, TLC546M	-55	125	-55	125	°C	
		TLC545I, TLC546I	-40	85	-40	85		

- NOTES:
- Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111), while input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, total unadjusted errors may increase as this differential reference voltage falls below 4.75 volts.
  - To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge or rising edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.
  - This is the time required for the clock input signal to fall from  $V_{IH}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IH}$  min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

**ADVANCE INFORMATION**

## electrical characteristics over recommended operating temperature range,

$V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$  (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC545  
or  $f_{CLK(I/O)} = 1.1 \text{ MHz}$  for TLC546

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -360 \mu\text{A}$	2.4			V
$V_{OL}$	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 3.2 \text{ mA}$		0.4		V
$I_{OZ}$ output current	$V_O = V_{CC}$ , $\overline{CS}$ at $V_{CC}$		10		$\mu\text{A}$
	$V_O = 0$ , $\overline{CS}$ at $V_{CC}$		-10		
$I_{IH}$	$V_I = V_{CC}$		0.005	2.5	$\mu\text{A}$
$I_{IL}$	$V_I = 0$		-0.005	-2.5	$\mu\text{A}$
$I_{CC}$	$\overline{CS}$ at 0 V		1.2	2.5	mA
Selected channel leakage current	Selected channel at $V_{CC}$ , Unselected channel at 0 V		0.4	1	$\mu\text{A}$
	Selected channel at 0 V, Unselected channel at $V_{CC}$		-0.4	-1	
$I_{CC} + I_{REF}$	$V_{REF+} = V_{CC}$ , $\overline{CS}$ at 0 V	1.3	3		mA
$C_i$	Analog inputs		7	55	$\text{pF}$
	Control inputs		5	15	

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

## operating characteristics over recommended operating free-air temperature range,

$V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$ ,  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC545 or  $1.1 \text{ MHz}$  for  
TLC546,  $f_{CLK(SYS)} = 4 \text{ MHz}$  for TLC545 or  $2.1 \text{ MHz}$  for TLC546

PARAMETER	TEST CONDITIONS	TLC545			TLC546			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Linearity error	See Note 5		$\pm 0.5$			$\pm 0.5$		LSB
Zero error	See Note 6		$\pm 0.5$			$\pm 0.5$		LSB
Full-scale error	See Note 6		$\pm 0.5$			$\pm 0.5$		LSB
Total unadjusted error	See Note 7		$\pm 0.5$			$\pm 0.5$		LSB
Self-test output code	Input A19 address = 10011 (See Note 8)	01111101 (125)	10000011 (131)		01111101 (125)	10000011 (131)		
$t_{conv}$	Conversion time	See Operating Sequence		9		17		$\mu\text{s}$
Total access and conversion time	See Operating Sequence		13		25			$\mu\text{s}$
$t_{acq}$	Channel acquisition time (sample cycle)	See Operating Sequence		3		3		I/O clock cycles
$t_v$	Time output data remains valid after I/O clock↓		10		10			ns
$t_d$	Delay time, I/O clock↓ to data output valid			300		400		ns
$t_{en}$	Output enable time	See Parameter Measurement Information		150		150		ns
$t_{dis}$	Output disable time			150		150		ns
$t_{r(bus)}$	Data bus rise time			300		300		ns
$t_{f(bus)}$	Data bus fall time			300		300		ns

NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted for full-scale input voltage.

7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic. The A19 analog input signal is internally generated and is used for test purposes.

**TLC545M, TLC545I, TLC546M, TLC546I  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 19 INPUTS**


**ADVANCE  
INFORMATION**

**PARAMETER MEASUREMENT INFORMATION**


**2**

**Data Acquisition Circuits**

**ADVANCE INFORMATION**



**VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES**



**VOLTAGE WAVEFORM FOR DELAY TIME**

**VOLTAGE WAVEFORM FOR  
RISE AND FALL TIMES**

NOTES: A.  $C_L = 50\text{ pF}$  for TLC545 and  $100\text{ pF}$  for TLC546

B.  $t_{en} = t_{PZH}$  or  $t_{PLZ}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLH}$

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**principles of operation**

The TLC545 and TLC546 are both complete data acquisition systems on single chips. Each includes such functions as system clock, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select ( $\overline{CS}$ ), Address Input, I/O clock, and System clock. These control inputs and a TTL-compatible 3-state output facilitate serial communications with a microprocessor or microcomputer. The TLC545 and TLC546 can complete conversions in a maximum of 9 and 17 microseconds respectively, while complete input-conversion-output cycles can be repeated at a maximum of 13 and 25 microseconds, respectively.

The System and I/O clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O clock. The System clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{CS}$  is high, the Data Output pin is in a high-impedance condition, and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{CS}$ , to share a control logic point with their counterpart pins on additional A/D devices when additional TLC545/TLC546 devices are used. Thus, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

1.  $\overline{CS}$  is brought low. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for two rising edges and then a falling edge of the System clock after a  $\overline{CS}$  transition before the transition is recognized. The MSB of the previous conversion result will automatically appear on the Data Out pin.
2. A new positive-logic multiplexer address is shifted in on the first five rising edges of the I/O clock. The MSB of the address is shifted in first. The negative edges of these five I/O clocks shift out the 2nd, 3rd, 4th, 5th, and 6th most significant bits of the previous conversion result. The on-chip sample-and hold begins sampling the newly addressed analog input after the 5th falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
3. Two clock cycles are then applied to the I/O pin and the 7th and 8th conversion bits are shifted out on the negative edges of these clock cycles.
4. The final 8th clock cycle is applied to the I/O clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 system clock cycles. After this final I/O clock cycle,  $\overline{CS}$  must go high or the I/O clock must remain low for at least 36 system clock cycles to allow for the conversion function.

$\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of conversion. Otherwise, a valid falling edge of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.

**TLC545M, TLC545I, TLC546M, TLC546I  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 19 INPUTS**

**ADVANCE  
INFORMATION**

**2**

**Data Acquisition Circuits**

**ADVANCE INFORMATION**

It is possible to connect the system and I/O clocks together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O clock. When the  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
2. The device will recognize a CS transition only when the CS input changes and subsequently the system clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{CS}$  negative edge, the first two clock cycles will not shift in the address because a low CS must be recognized before the I/O clock can shift in an analog channel address. Also, upon shifting in the address, CS must be raised after the 6th I/O clock, which has been recognized by the device, so that a  $\overline{CS}$  low level will be recognized upon the lowering of the 8th I/O clock signal recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O clocks and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the 5th I/O clock cycle, the hold function is not initiated until the negative edge of the 8th I/O clock cycle. Thus, the control circuitry can leave the I/O clock signal in its high state during the 8th I/O clock cycle, until the moment at which the analog signal must be converted. The TLC545/546 will continue sampling the analog input until the 8th falling edge of the I/O clock. The control circuitry or software must then immediately lower the I/O clock signal to initiate the hold function at the desired point in time and to start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

**TLC548, TLC549**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL**  
**PERIPHERAL WITH SERIAL CONTROL**

D2816, NOVEMBER 1983—REVISED JULY 1986

- LinCMOS™ Technology
- Microprocessor Peripheral or Stand-Alone Operation
- 8-Bit Resolution A/D Converter
- Differential Reference Input Voltages
- Conversion Time . . . 17  $\mu$ s Max
- Total Access and Conversion Cycles Per Second  
 TLC548 . . . up to 45,500  
 TLC549 . . . up to 40,000
- On-Chip Software-Controllable Sample-and-Hold
- Total Unadjusted Error . . .  $\pm 0.5$  LSB Max
- 4-MHz Typical Internal System Clock
- Wide Supply Range . . . 3 V to 6 V
- Low Power Consumption . . . 6 mW Typ
- Ideal for Cost-Effective, High-Performance Applications Including Battery-Operated Portable Instrumentation
- Pinout and Control Signals Compatible with the TLC540 and TLC545 8-Bit A/D Converters and with the TLC1540 10-Bit A/D Converter

#### description

The TLC548 and TLC549 are LinCMOS™ A/D peripheral integrated circuits built around an 8-bit switched-capacitor successive-approximation ADC. They are designed for serial interface with a microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use only the Input/Output Clock (I/O Clock) input along with the Chip Select ( $\overline{CS}$ ) input for data control. The maximum I/O clock input frequency of the TLC548 is guaranteed up to 2.048 megahertz, and the I/O clock input frequency of the TLC549 is guaranteed to 1.1 megahertz. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 megahertz and requires no external components. The on-chip system clock allows internal device operation to proceed independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desired for a wide range of software and hardware requirements. The I/O Clock together with the internal system clock allow high-speed data transfer and conversion rates of 45,500 conversions per second for the TLC548, and 40,000 conversions per second for the TLC549.

Additional TLC548 and TLC549 features include versatile control logic, an on-chip sample-and-hold circuit that can operate automatically or under microprocessor control, and a high-speed converter with differential high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit allows conversion with a maximum total error of  $\pm 0.5$  least significant bit (LSB) in less than 17 microseconds.

The TLC548M and TLC549M are available in the D or P plastic package and are characterized for operation over the temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TLC548I and TLC549I are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The TLC548C and TLC549C are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


LinCMOS is a trademark of Texas Instruments.

TLC548M, TLC549M . . . D OR P PACKAGE

TLC548I, TLC549I . . . D OR P PACKAGE

TLC548C, TLC549C . . . D PACKAGE

(TOP VIEW)




# TLC548, TLC549 LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERAL WITH SERIAL CONTROL


2

## Data Acquisition Circuits

functional block diagram



operating sequence



NOTES: A. The conversion cycle, which requires 36 internal system clock periods (17  $\mu$ s maximum), is initiated with the 8th I/O clock pulse trailing edge after CS goes low for the channel whose address exists in memory at the time.

B. The most significant bit (A7) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges. B7-B0 will follow in the same manner.

TLC548, TLC549  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL  
PERIPHERAL WITH SERIAL CONTROL

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	6.5 V		
Input voltage range at any input. . . . .	−0.3 V to V <sub>CC</sub> + 0.3 V		
Output voltage range . . . . .	−0.3 V to V <sub>CC</sub> + 0.3 V		
Peak input current range (any input) . . . . .	±10 mA		
Peak total input current range (all inputs) . . . . .	±30 mA		
Operating free-air temperature range (see Note 2): TLC548M, TLC549M . . . . .	−55°C to 125°C		
TLC548I, TLC549I . . . . .	−40°C to 85°C		
TLC548C, TLC549C . . . . .	0°C to 70°C		
Storage temperature range . . . . .	−65°C to 150°C		
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C		

NOTES: 1. All voltage values are with respect to the network ground terminal with the REF − and GND terminal pins connected together, unless otherwise noted.

2. The D package is not guaranteed below −40°C.

**recommended operating conditions**

	TLC548			TLC549			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	3	5	6	3	5	6	V
Positive reference voltage, V <sub>REF+</sub> (see Note 3)	2.5	V <sub>CC</sub>	V <sub>CC</sub> + 0.1	2.5	V <sub>CC</sub>	V <sub>CC</sub> + 0.1	V
Negative reference voltage, V <sub>REF−</sub> (see Note 3)	−0.1	0	2.5	−0.1	0	2.5	V
Differential reference voltage, V <sub>REF+</sub> − V <sub>REF−</sub> (see Note 3)	1	V <sub>CC</sub>	V <sub>CC</sub> + 0.2	1	V <sub>CC</sub>	V <sub>CC</sub> + 0.2	V
Analog input voltage (see Note 3)	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V <sub>CC</sub>	V	
High-level control input voltage, V <sub>IH</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)	2			2			V
Low-level control input voltage, V <sub>IL</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)			0.8			0.8	V
Input/output clock frequency, f <sub>CLK(I/O)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)	0	2.048		0	1.1	MHz	
Input/output clock high, t <sub>wH(I/O)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)	200			404			ns
Input/output clock low, t <sub>wL(I/O)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)	200			404			ns
Input/output clock transition time, t <sub>t(I/O)</sub> (see Note 4) (for V <sub>CC</sub> = 4.75 V to 5.5 V)			100			100	ns
Duration of CS input high state during conversion, t <sub>wH(CS)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)	17			17			μs
Setup time, CS low before first I/O clock, t <sub>su(CS)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V) (see Note 5)		1.4			1.4		μs
Operating free-air temperature, T <sub>A</sub>	TLC548M, TLC549M	−55	125	−55	125		
	TLC548I, TLC549I	−40	85	−40	85		
	TLC548C, TLC549C	0	70	0	70		
							°C

- NOTES: 3. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied to REF− convert to all zeros (00000000). For proper operation, the positive reference voltage V<sub>REF+</sub> must be at least 1 volt greater than the negative reference voltage V<sub>REF−</sub>. In addition, unadjusted errors may increase as the differential reference voltage V<sub>REF+</sub> − V<sub>REF−</sub> falls below 4.75 V.
4. This is the time required for the input/output clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications in which the sensor and the ADC are placed several feet away from the controlling microprocessor.
5. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and one falling edge of internal system clock after CS↓ before responding to control input signals. This CS set-up time is given by the t<sub>en</sub> and t<sub>su(CS)</sub> specifications.

**TLC548, TLC549**  
**LinCMOS™ 8-BIT ANALOG-TO-DIGITAL**  
**PERIPHERAL WITH SERIAL CONTROL**

2

Data Acquisition Circuits

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$  (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC548  
or  $1.1 \text{ MHz}$  for TLC549

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -360 \mu\text{A}$	2.4			V
$V_{OL}$	Low-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 3.2 \text{ mA}$		0.4		V
$I_{OZ}$ state) output current	$V_O = V_{CC}$ ,	$\bar{CS}$ at $V_{CC}$		10		V
	$V_O = 0$ ,	$\bar{CS}$ at $V_{CC}$		-10		
$I_{IH}$	High-level input current, control inputs	$V_I = V_{CC}$		0.005	2.5	$\mu\text{A}$
$I_{IL}$	Low-level input current, control inputs	$V_I = 0$		-0.005	-2.5	$\mu\text{A}$
$I_{I(on)}$ current, during sample cycle	Analog input at $V_{CC}$		0.4	1		$\mu\text{A}$
	Analog input at 0 V		-0.4	-1		
$I_{CC}$	Operating supply current	$\bar{CS}$ at 0 V		1.8	2.5	mA
$I_{CC} + I_{REF}$	Supply and reference current	$V_{REF+} = V_{CC}$		1.9	3	mA
$C_i$ Input capacitance	Analog inputs			7	55	pF
	Control inputs			5	15	

operating characteristics over recommended operating free-air temperature range,  
 $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to  $5.5 \text{ V}$  (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC548  
or  $1.1 \text{ MHz}$  for TLC549

PARAMETER	TEST CONDITIONS	TLC548			TLC549			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
Linearity error	See Note 6		$\pm 0.5$			$\pm 0.5$		LSB
Zero error	See Note 7		$\pm 0.5$			$\pm 0.5$		LSB
Full-scale error	See Note 7		$\pm 0.5$			$\pm 0.5$		LSB
Total unadjusted error	See Note 8		$\pm 0.5$			$\pm 0.5$		LSB
$t_{conv}$	Conversion time	See Operating Sequence	8	17	12	17		$\mu\text{s}$
	Total access and conversion time	See Operating Sequence	12	22	19	25		$\mu\text{s}$
$t_{acq}$	Channel acquisition time (sample cycle)	See Operating Sequence		4		4		I/O clock cycles
$t_v$	Time output data remains valid after I/O clock↓		10		10			ns
$t_d$	Delay time to data output valid	I/O clock↓		300		400		ns
$t_{en}$	Output enable time			1.4		1.4		$\mu\text{s}$
$t_{dis}$	Output disable time	See Parameter	150		150			ns
$t_{ri(bus)}$	Data bus rise time	Measurement Information	300		300			ns
$t_{rf(bus)}$	Data bus fall time		300		300			ns

<sup>†</sup>All typicals are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

7. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.


8. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

TLC548, TLC549  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL  
PERIPHERAL WITH SERIAL CONTROL

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES



NOTES: A.  $C_L = 50\text{ pF}$  for TLC548 and  $100\text{ pF}$  for TLC549;  $C_L$  includes jig capacitance.

B.  $t_{en} = t_{PZH}$  or  $t_{PLZ}$ ;  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

# TLC548, TLC549 LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERAL WITH SERIAL CONTROL

## PRINCIPLES OF OPERATION

2

Data Acquisition Circuits

The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal system clock, sample-and-hold, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and access speed, there are two control inputs: I/O Clock and Chip Select ( $\overline{CS}$ ). These control inputs and a TTL-compatible three-state output facilitate serial communications with a microprocessor or minicomputer. A conversion can be completed in 17 microseconds or less, while complete input-conversion-output cycles can be repeated in 22 microseconds for the TLC548 and in 25 microseconds for the TLC549.

The internal system clock and I/O clock are used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Due to this independence and the internal generation of the system clock, the control hardware and software need only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. In this manner, the internal system clock drives the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{CS}$  is high, the data output pin is in a high-impedance condition and the I/O clock pin is disabled. This  $\overline{CS}$  control function allows the I/O Clock pin to share the same control logic point with its counterpart pin when additional TLC548 and TLC549 devices are used. This also serves to minimize the required control logic pins when using multiple TLC548 and TLC549 devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

1.  $\overline{CS}$  is brought low. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for two rising edges and then a falling edge of the internal system clock after a  $\overline{CS}$ ! before the transition is recognized. However, upon a CS rising edge, DATA OUT will go to a high-impedance state within the  $t_{dis}$  specification even though the rest of the IC's circuitry will not recognize the transition until the  $t_{su}(CS)$  specification has elapsed. This technique is used to protect the device against noise when used in a noisy environment. The most significant bit (MSB) of the previous conversion result will initially appear on the DATA OUT pin when CS goes low.
2. The falling edges of the first four I/O clock cycles shift out the 2nd, 3rd, 4th, and 5th most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the analog input after the 4th high-to-low transition of the I/O Clock. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
3. Three more I/O clock cycles are then applied to the I/O pin and the 6th, 7th, and 8th conversion bits are shifted out on the falling edges of these clock cycles.
4. The final, (the 8th), clock cycle is applied to the I/O clock pin. The on-chip sample-and-hold begins the hold function upon the high-to-low transition of this clock cycle. The hold function will continue for the next four internal system clock cycles, after which the holding function terminates and the conversion is performed during the next 32 system clock cycles, giving a total of 36 cycles. After the 8th I/O clock cycle, CS must go high or the I/O clock must remain low for at least 36 internal system clock cycles to allow for the completion of the hold and conversion functions. CS can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. If CS is taken high, it must remain high until the end of conversion. Otherwise, a valid high-to-low transition of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 internal system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.

**TLC548, TLC549  
LinCMOS™ 8-BIT ANALOG-TO-DIGITAL  
PERIPHERAL WITH SERIAL CONTROL**

---

**PRINCIPLES OF OPERATION**

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the high-to-low transition of the 4th I/O clock cycle, the hold function does not begin until the high-to-low transition of the 8th I/O clock cycle, which should occur at the moment when the analog signal must be converted. The TLC548 and TLC549 will continue sampling the analog input until the high-to-low transition of the 8th I/O clock pulse. The control circuitry or software will then immediately lower the I/O clock signal and start the holding function to hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to the most popular microprocessor is readily available from Texas Instruments.



- ADVANCED LinCMOS™ Technology
- Self-Calibration Eliminates Expensive Trimming at Factory and Offset Adjustment in the Field
- 12-Bit Plus Sign Unipolar or Bit Bipolar
- $\pm \frac{1}{2}$  and  $\pm 1$  LSB Linearity Error in Unipolar Configuration
- 10  $\mu$ s Conversion Time (Mode 2)  
(clock = 2.6 MHz)
- 20  $\mu$ s Conversion Time (Mode 1)  
(clock = 2.6 MHz)
- Compatible with All Microprocessors
- True Differential Analog Voltage Inputs
- 0 to 5 V Analog Voltage Range with Single 5-V Supply (Unipolar Configuration)
- -5 V to 5 V Analog Voltage Range with  $\pm 5$ -V Supplies (Bipolar Configuration)
- Low Power . . . 25 mW Maximum
- Replaces National Semiconductor ADC1205 and ADC1225 in Mode 1 Operation

#### description

The TLC1205 and TLC1225 converters are manufactured with Texas Instruments highly efficient ADVANCED LinCMOS™ technology. Either of the TLC1205 or TLC1225 CMOS analog-to-digital converters can be operated as a unipolar or bipolar converter. A unipolar input (0 to 5 V) can be accommodated with a single


5-volt supply, while a bipolar input (-5 V to 5 V) requires the addition of a 5-volt negative supply. Conversion is performed via the successive-approximation method. The 24-pin TLC1205 outputs the converted data in two 8-bit bytes, while the TLC1225 outputs the converted data in a parallel word and interfaces directly to a 16-bit data bus. Negative numbers are given in the 2's complement data format. All digital signals are fully TTL and CMOS compatible.

These converters utilize a self-calibration technique by which seven of the internal capacitors in the capacitive ladder of the A/D conversion circuitry can be automatically or manually calibrated. If the converters are operated in Mode 1, one of the seven internal capacitors is calibrated during the first part of the conversion sequence. For example, one capacitor is calibrated during the first conversion. The next capacitor is calibrated during the second conversion. If the converters are operated in Mode 2, the internal capacitors are calibrated during a nonconversion, capacitor-calibrate cycle in which all seven of the internal capacitors are calibrated at the same time. A Mode 2 conversion requires only 10  $\mu$ s (2.6 MHz clock) after the nonconversion, capacitor-calibrating cycle has been completed. The calibration or conversion cycle may be initiated at any time by issuing the proper address to the data bus. The self-calibrating techniques eliminate the need for expensive trimming of thin-film resistors at the factory and provide excellent performance at low cost.


ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TLC1205  
J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



TLC1225  
J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)




**TLC1205A, TLC1205B, TLC1225A, TLC1225B**  
**SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR**  
**ANALOG-TO-DIGITAL CONVERTERS**

functional block diagram

2

Data Acquisition Circuits



In Mode 1, these converters are replacements for National Semiconductor ADC1205 and ADC1225 integrated circuits. The Mode 1 conversion time for guaranteed accuracy is 51 clock cycles. In the Mode 2 operation, these devices are no longer true replacements. However, the Mode 2 conversion time for guaranteed accuracy is only 26 clock cycles.

The TLC1205AM, TLC1205BM, TLC1225AM, and TLC1225BM are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TLC1205AI, TLC1205BI, TLC1225AI, and TLC1225BI are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## operation description

## calibration of comparator offset

The following actions are performed to calibrate the comparator offset:

2

1. The IN + and IN - inputs are internally shorted together in order that the comparator input is zero. A coarse comparator offset calibration is performed by storing the offset voltages of the interconnecting comparator stages on the coupling capacitors, which connect the interconnecting stages. Refer to Figure 1. The storage of offset voltages is accomplished by closing all switches and then opening switches A and A', then switches B and B', and then C and C'. This process continues until all interconnecting stages of the comparator are calibrated. After this action, some of the comparator offset still remains uncalibrated.





FIGURE 1

2. An A/D conversion is done on the remaining offset with the 8-bit calibration DACs and 8-bit SAR and the result is stored in the RAM.

## capacitor calibration of the ADC's Capacitive Ladder

The following actions are performed to calibrate capacitors in the 13-bit DAC's, which comprise the ADC's capacitive ladder:

1. The IN + and IN - inputs are internally disconnected from the 13-bit capacitive DACs.
2. The most-significant-bit (MSB) capacitor is tied to REF, while the rest of the ladder capacitors are tied to GND. The A/D conversion result for the remaining comparator offset, obtained in step 2 above, is retrieved from the RAM and is input to the 8-bit DACs.
3. Step 1 of the Calibration of Comparator Offset sequence is performed. The 8-bit DAC input is returned to zero and the remaining comparator offset is then subtracted. Thus, the comparator offset is completely corrected.
4. Now the MSB capacitor is tied to GND, while the rest of the ladder capacitors,  $C_x$ , are tied to REF. An MSB capacitor voltage error (see Figure 2) on the comparator output will occur if the MSB capacitor does not equal the sum of the other capacitors in the capacitive ladder. This error voltage is converted to an 8-bit word from which a capacitor error is computed and stored in the RAM.
5. The capacitor voltage error for the next most significant capacitor is calibrated by keeping the MSB capacitor grounded and then performing the above Steps 1 - 4 while using the next most significant capacitor in lieu of the MSB capacitor. The seven most significant capacitors can be calibrated in this manner.



**FIGURE 2**

#### **analog-to-digital conversion**

The following steps are performed in the analog-to-digital conversion process:

1. Step 1 of the Calibration of Comparator Offset Sequence is performed. The A/D conversion result for the remaining comparator offset, which was obtained in Step 2 of the Calibration of Comparator Offset, is retrieved from the RAM and is input to the 8-bit DACs. Thus the comparator offset is completely corrected.
2. IN+ and IN- are sampled onto the 13-bit capacitive ladders.
3. The 13-bit analog-to-digital conversion is performed. As the successive-approximation conversion proceeds successively through the seven most significant capacitors, the error for each of these capacitors is recovered from the RAM and accumulated in a register. This register controls the 8-bit DACs so the total accumulated error for these capacitors is subtracted out during the conversion process.

#### **absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage (ANLG V <sub>CC</sub> + and DGTL V <sub>CC</sub> ) (see Note 1) . . . . .	15 V
Supply voltage, ANLG V <sub>CC</sub> - . . . . .	-15 V
Control and Clock input voltage range . . . . .	-0.3 V to +15 V
Analog input (IN+, IN-) voltage range, . . . . .	
VI+ and VI- . . . . .	ANLG V <sub>CC</sub> - -0.3 V to ANLG V <sub>CC</sub> + + 0.3 V
Reference voltage range, V <sub>ref</sub> . . . . .	-0.3 V to ANLG V <sub>CC</sub> + + 0.3 V
Mode select voltage range, V <sub>OS</sub> . . . . .	-0.3 V to ANLG V <sub>CC</sub> + + 0.3 V
Output voltage range . . . . .	-0.3 V to DGTL V <sub>CC</sub> + 0.3 V
Input current (per pin) . . . . .	±5 mA
Input current (per package) . . . . .	±20 mA
Operating free-air temperature range:	
TLC1205AM, TLC1205BM, TLC1225AM, TL1225BM . . . . .	-55°C to 125°C
TLC1205AI, TLC1205BI, TLC1225AI, TLC1225BI . . . . .	-40°C to 85°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: N package . . . . .	260°C

Note 1: All analog voltages are referred to ANLG GND and all digital voltages are referred to DGTL GND.

## recommended operating conditions

		MIN	MAX	UNIT
Supply voltage	ANLG V <sub>CC</sub> +	4.5	6	V
	ANLG V <sub>CC</sub> -	-5.5	ANLG GND	
	DGTL V <sub>CC</sub>	4.5	6	
High-level input voltage, V <sub>IH</sub> , all digital inputs except CLK IN (V <sub>CC</sub> = 4.75 V to 5.25 V)		2		V
Low level input voltage, V <sub>IL</sub> , all digital inputs except CLK IN (V <sub>CC</sub> = 4.75 V to 5.25 V)		0.8		V
Analog input voltage, V <sub>I+</sub> , V <sub>I-</sub>	Bipolar range	ANLG V <sub>CC</sub> - 0.05	ANLG V <sub>CC</sub> + 0.05	V
	Unipolar range	ANLG GND - 0.05	ANLG V <sub>CC</sub> + 0.05	
Clock input frequency, f <sub>clock</sub>		0.3	2.6	MHz
Clock duty cycle		40%	60%	
Pulse duration, CS and WR both low, t <sub>w</sub> (CS•WR)		350		ns
Setup time before WR↑ or CS↑, t <sub>su</sub>		100		ns
Hold time after WR↑ or CS↑, t <sub>h</sub>		20		ns
Operating free-air temperature, T <sub>A</sub>	TLC1205AM, TLC1225AM	-55	125	°C
	TLC1205BM, TLC1225BM			
	TLC1205AI, TLC1225AI	-40	85	
	TLC1205BI, TLC1225BI			

electrical characteristics over recommended operating free-air temperature range,  
 ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range),  
 ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range) (unless otherwise noted) (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub> High-level output voltage	DGTL V <sub>CC</sub> = 4.75 V	I <sub>O</sub> = -1.8 mA	2.4	V
		I <sub>O</sub> = -50 μA	4.5	
V <sub>OL</sub> Low-level output voltage	DGTL V <sub>CC</sub> = 4.75 V, I <sub>O</sub> = 8 mA		0.4	V
V <sub>T+</sub> Clock positive-going threshold voltage			2.7	V
V <sub>T-</sub> Clock negative-going threshold voltage			1.4	V
V <sub>hys</sub> Clock input hysteresis	V <sub>T+</sub> min - V <sub>T-</sub> max	0.6		V
	V <sub>T+</sub> max - V <sub>T-</sub> min		2.1	
R <sub>ref</sub> Input resistance, REF terminal		1	10	MΩ
I <sub>IH</sub> High-level input current	V <sub>I</sub> = 5 V		1	μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0		-1	μA
I <sub>OZ</sub> High-impedance-state output leakage current	V <sub>O</sub> = 0		-3	μA
	V <sub>O</sub> = 5 V		3	
I <sub>O</sub> Output current	V <sub>O</sub> = 0		-6	mA
	V <sub>O</sub> = 5 V		8	
DGTL I <sub>CC</sub> Supply current from DGTL V <sub>CC</sub>	f <sub>clk</sub> = 2.6 MHz, CS high		3	mA
ANLG I <sub>CC</sub> + Supply current from ANLG V <sub>CC</sub> +	f <sub>clk</sub> = 2.6 MHz, CS high		3	mA
ANLG I <sub>CC</sub> - Supply current from ANLG V <sub>CC</sub> -	f <sub>clk</sub> = 2.6 MHz, CS high		-3	mA

NOTE 1: Bipolar input range is defined as: V<sub>I+</sub> = -5.05 V to +5.05 V, V<sub>I-</sub> = -5.05 V to +5.05 V, and |V<sub>I+</sub> - V<sub>I-</sub>| ≤ 5.05 V.  
 The unipolar input voltage range is defined as: V<sub>I+</sub> = -0.05 V to 5.05 V, V<sub>I-</sub> = -0.05 V to 5.05 V,  
 and |V<sub>I+</sub> - V<sub>I-</sub>| ≤ 5.05 V.

**TLC1205A, TLC1205B, TLC1225A, TLC1225B**  
**SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR**  
**ANALOG-TO-DIGITAL CONVERTERS**

**PRODUCT  
PREVIEW**

**2**

Data Acquisition Circuits

operating characteristics over recommended operating free-air temperature range,  
 $\text{ANLG } V_{CC+} = \text{DGTL } V_{CC} = V_{ref} = 5 \text{ V}$ ,  $\text{ANLG } V_{CC-} = -5 \text{ V}$  (for bipolar input range),  
 $\text{ANLG } V_{CC-} = \text{ANLG GND}$  (for unipolar input range),  $f_{clock} = 2.6 \text{ MHz}$  (unless otherwise noted)(see Note 1)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Linearity error	Unipolar input range	$\text{TLC1205A, TLC1225A}$	$\pm 1$	LSB
	$\text{TLC1205B, TLC1225B}$	$\pm 0.5$		
	$\text{TLC1205A, TLC1225A}$	$\pm 2$		
	$\text{TLC1205B, TLC1225B}$	$\pm 1.5$		
Zero error			$\pm 0.5$	LSB
Adjusted positive and negative full-scale error (see Note 2)	Unipolar input range		$\pm 1$	LSB
Adjusted positive and negative full-scale error (see Note 3)	Bipolar input range		$\pm 1$	LSB
Temperature coefficient of gain			15	$\text{ppm}/^{\circ}\text{C}$
Temperature coefficient of offset point			1.5	$\text{ppm}/^{\circ}\text{C}$
$k_{SVS}$	Zero error		$\pm 0.75$	LSB
	Positive and negative full-scale error		$\pm 0.75$	
	Linearity error		$\pm 0.25$	
$t_c$	Mode 1		51	$f_{clk}$
	Mode 2		26	
$t_a$	Access time (delay from falling edge of $\overline{CS} \cdot \overline{RD}$ to data output)	$C_L = 100 \text{ pF}$	210	ns
$t_{dis}$	$R_L = 10 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$		260	ns
	$R_L = 2 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$		290	
$t_d(\text{READY})$	$\overline{RD}$ or $\overline{WR}$ to READY OUT delay		400	ns
$t_d(\text{INT})$	$\overline{RD}$ or $\overline{WR}$ to reset of INT delay		400	ns

- NOTES: 1. Bipolar input range is defined as:  $V_{I+} = -5.05 \text{ V}$  to  $+5.05 \text{ V}$ ,  $V_{I-} = -5.05 \text{ V}$  to  $+5.05 \text{ V}$ , and  $|V_{I+} - V_{I-}| \leq 5.05 \text{ V}$ . The unipolar input voltage range is defined as:  $V_{I+} = -0.05 \text{ V}$  to  $5.05 \text{ V}$ ,  $V_{I-} = -0.05 \text{ V}$  to  $5.05 \text{ V}$ , and  $|V_{I+} - V_{I-}| \leq 5.05 \text{ V}$ .
2. See section — Positive and Negative Full-Scale Adjustment, Unipolar Inputs.
3. See section — Positive and Negative Full-Scale Adjustment, Bipolar Inputs.

**PRODUCT PREVIEW**




FIGURE 3. MODE 1 TIMING DIAGRAM

**TLC1205A, TLC1205B, TLC1225A, TLC1225B  
SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR  
ANALOG-TO-DIGITAL CONVERTERS**

**PRODUCT  
PREVIEW**

**2**

**Data Acquisition Circuits**




FIGURE 4. MODE 2 TIMING DIAGRAM

**PRODUCT PREVIEW**

## PARAMETER MEASUREMENT INFORMATION




FIGURE 5. LOAD CIRCUITS AND WAVEFORMS

## PRINCIPLES OF OPERATION

The following information is categorized into Mode 1 and Mode 2 groupings to allow the designer to concentrate on a particular mode of interest

**power-up calibration sequence****Mode 1**

When the chip is powered-up, the internal capacitors are automatically calibrated as part of the power-up sequence. This initial calibration sequence requires 105 clock cycles. The chip will not perform an A/D conversion during this calibration sequence.

**Mode 2**

Power-Up calibration is not automatic and calibration is initiated by writing control words to the six least significant bits of the data bus. If addressed or initiated, conversion can begin after the first clock cycle. However, full A/D conversion accuracy is not guaranteed until after internal capacitor calibration.

**conversion start sequence****Mode 1**

The conversion sequence is initiated when  $\overline{CS}$  and  $\overline{WR}$  are both low.

**Mode 2**

The writing of the conversion command word to the six least significant bits of the data bus, when either  $\overline{CS}$  or  $\overline{WR}$  goes high, initiates the conversion sequence.

**analog sampling sequence**

**Mode 1**

Sampling of the input signal occurs during clock cycles 29 thru 35 of the conversion sequence.

**Mode 2**

Sampling of the input signal occurs during clock cycles 4 thru 10 of the conversion sequence.

**completed A/D conversion**

When INT goes low, conversion is complete and the A/D result can be read. A new conversion can begin immediately.

**Mode 1**

The A/D conversion is complete at the end of clock cycle 51 of the conversion sequence.

**Mode 2**

The A/D conversion is complete at the end of clock cycle 26 of the conversion sequence.

**aborting a conversion in process and beginning a new conversion**

**Mode 1 and Mode 2**

If a conversion is initiated while a conversion sequence is in process, the ongoing conversion will be aborted and a new conversion sequence will begin.

**Mode 1**

If the new conversion is started before the Analog Sampling begins (see Analog Sampling Sequence section and the Mode 1 Timing Diagram), the particular internal capacitor that was being calibrated during the aborted conversion sequence will be calibrated during the new conversion sequence. Otherwise, the next internal capacitor will be calibrated during the new conversion sequence.

**reading the conversion result**

**TLC1205**

Upon activating the required control signals to read the conversion result or status information, the appropriate pins are brought out of a high-impedance state and drive the data bus with the proper information. These pins are D12/D7/0 through D8/D0/INT/D10.

If STATUS, CS, and RD are all low, status information can be read. The format of the conversion result and status information and the respective pins for output are presented in Table 1.

TABLE 1

BYTES	STATUS	CS	RD	I/O BUS							
				D12/ D7/ 0	D12/ D6/ SARS	D12/ D5/ 0/	D12/ D4/ 0/	D11/ D3/ 0/	D10/ D2/ BYST/	D9/ D1/ EOC/	D8/ D0/ INT/
MSB	H	L	L	D12	D12	D12	D12	D11	D10	D9	D8
LSB	H	L	↑	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	L	L	L	SARS	L	L	L	BYST	EOC	INT	

The status information is described in Table 2.

TABLE 2

STATUS BIT	BIT DESCRIPTION	TO CLEAR BIT
L	The output has no meaning and is low.	
SARS	A high indicates that conversion is in progress.	
BYST	A low indicates that the next conversion result read will be the most significant conversion byte. A high indicates that the next conversion result read will be the least significant conversion byte. The BYST bit is toggled by reading the conversion result bytes. This bit can be cleared with a "status write" instruction.	By a "status write" or toggled by reading a conversion data byte
EOC	A high indicates that conversion is complete and the conversion data has been transferred to the output latch.	
INT	A high indicates that conversion is complete and the conversion data has been transferred to the output latch and is ready to read.	By reading a conversion data byte, reading the status byte, or a "status write"

With STATUS high, when CS and RD both go low, the most significant byte (MSB) of the conversion result can be read. Then by taking RD high and back low, the least significant byte (LSB) of the conversion result can be read. Subsequently taking RD high and low causes the alternate reading of the MSB and LSB of the conversion result.

The format of the output is extended sign with 2's complement, right justified data. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative. The format of the conversion result and the respective output pins are presented in Table 2. The format of the conversion result and the respective pins for output are presented in Table 1.

### TLC1225

When both CS and RD go low, all 13 bits of conversion data are output to the I/O bus. The format of the output is extended sign with 2's complement, right justified data. Unlike the TLC1205, the TLC1225 does not have internal status information or a STATUS pin. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative.

**TLC1205A, TLC1205B, TLC1225A, TLC1225B  
SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR  
ANALOG-TO-DIGITAL CONVERTERS****general****reset INT**

When reading the conversion data, the falling edge of the first low-going combination of  $\overline{CS}$  and  $\overline{RD}$  will reset  $\overline{INT}$ . The falling edge of the low-going combination of  $\overline{CS}$  and  $\overline{WR}$  will also reset  $\overline{INT}$ .

**ready out**

For high-speed microprocessors, READY OUT allows the TLC1205 and the TLC1225 to insert a wait state in the microprocessor's read cycle.

**status write (TLC1205)**

A status write resets the internal logic and status bits and aborts any conversion in process. A status write occurs when CS, WR, and STATUS are taken low.

**reference voltage ( $V_{ref}$ )**

This voltage defines the range for  $|V_{I+} - V_{I-}|$ . When  $|V_{I+} - V_{I-}|$  equals  $V_{ref}$ , the highest conversion data value results. When  $|V_{I+} - V_{I-}|$  equals 0, the conversion data value is zero. Thus, for a given input, the conversion data changes ratiometrically with changes in  $V_{ref}$ .

 **$V_{OS}$** 

This pin is a digital input and is used to select Mode 1 or Mode 2 operation. A logic low selects Mode 1; a logic high selects Mode 2.

In Mode 1, the ICs are true replacements for National Semiconductor's ADC1205 and ADC1225. The ADC1205 and ADC1225 use the  $V_{OS}$  pin to adjust zero error. Since the zero error adjustment voltage is below the TLC1205's and TLC1225's maximum acceptable level for a logic low signal, the TLC1205 and TLC1225 ICs are true replacements. Even in Mode 1, the TLC1205's and TLC1225's converted data can be read earlier than the ADC1205's and ADC1225's.

**calibration and conversion considerations****Mode 1**

Calibration of the seven internal capacitors is an integral part of the A/D conversion. One of the seven internal capacitors is calibrated during the first part of the conversion sequence. For example, one of the capacitors is calibrated during the first conversion. The next capacitor is calibrated during the second conversion. After seven conversions, the pattern for calibrating the internal capacitors repeats. A conversion sequence requires 51 clock cycles.

A conversion is initiated by the low-going combination of  $\overline{CS}$  and  $\overline{WR}$ . The conversion sequence is illustrated in the Mode 1 timing diagram.

**Mode 2**

Calibration of the internal capacitor and A/D conversion are two separate actions. Each action is independently initiated. Mode 2 conversion is much faster than Mode 1, since Mode 2 conversion is not accompanied by the calibration of internal capacitors. In Mode 2, a calibration command that calibrates all seven internal capacitors is normally issued first. A conversion command then initiates the A/D conversion without calibrating the internal capacitors. Subsequent conversions can be performed by issuing additional conversion commands. The calibration and conversion commands are totally independent from one another and can be initiated in any order. Calibration and conversion commands require 105 and 26 clock cycles, respectively.

The calibrate and conversion commands are initiated by writing control words on the six least significant bits of the data bus. These control words are written into the IC when either  $\overline{CS}$  or  $\overline{WR}$  goes high. The initiation of these commands is illustrated in the Mode 2 Timing Diagram. The bit patterns for the commands are shown in Table 3.

TABLE 3. MODE 2 CONVERSION COMMANDS

COMMAND	$\overline{CS} + \overline{WR}$	I/O BUS					Required number of clock cycles	
		DI5	DI4	DI3	DI2	DI1		
Conversion	↑	H	L	X	X	X	L	26
Calibrate <sup>†</sup>	↑	L	X	L	L	L	L	105

<sup>†</sup>Calibration is lost when clock is stopped.

## analog inputs

### differential inputs provide common mode rejection

The differential inputs reduce common-mode noise. Common-mode noise is noise common to both IN + and IN - inputs, such as 60-Hz noise. There is no time interval between the sampling of the IN + and IN - so these inputs are truly differential. Thus, no conversion errors result from a time interval between the sampling of the IN + and IN - inputs.

### input bypass capacitors

Input bypass capacitors may be used for noise filtering. However, the charge on these bypass capacitors will be depleted during the input sampling sequence when the internal sampling capacitors are charged. Note that the charging of the bypass capacitors through the differential source resistances must keep pace with the charge depletion of the bypass capacitors during the input sampling sequence. Note that higher source resistances reduce the amount of charging current for the bypass capacitors. Also, note that fast, successive conversion will have the greatest charge depletion effect on the bypass capacitors. Therefore, the above phenomenon becomes more significant as source resistances and the conversion rate (i.e., higher clock frequency and conversion initiation rate) increase.

In addition, if the above phenomenon prevents the bypass capacitors from fully charging between conversions, voltage drops across the source resistances will result due to the ongoing bypass capacitor charging currents. The voltage drops will cause a conversion error. Also, the voltage drops increase with higher  $|V_{I+} - V_{I-}|$  values, higher source resistances, and lower charge on the bypass capacitors (i.e., faster conversion rate).

For low-source-resistance applications ( $R_{source} < 100 \Omega$ ), a  $0.001-\mu F$  bypass capacitor at the inputs will prevent pickup due to the series lead inductance of a long wire. A 100-ohm resistor can be placed between the capacitor and the output of an operational amplifier to isolate the capacitor from the operational amplifier.

### input leads

The input leads should be kept as short as possible, since the coupling of noise and digital clock signals to the inputs can cause errors.

### power supply considerations

Noise spikes on the  $V_{CC}$  lines can cause conversion error. Low-inductance tantalum capacitors ( $> 1 \mu F$ ) with short leads should be used to bypass ANLG  $V_{CC}$  and DGTL  $V_{CC}$ . A separate regulator for the TLC1205 or TLC1225 and other analog circuitry will greatly reduce digital noise on the supply line.

**TLC1205A, TLC1205B, TLC1225A, TLC1225B  
SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR  
ANALOG-TO-DIGITAL CONVERTERS**

**PRODUCT  
PREVIEW**

positive and negative full-scale adjustment

**2**

Data Acquisition Circuits

**unipolar inputs**

Apply a differential input voltage that is 0.5 LSB below the desired analog full-scale voltage ( $V_{FS}$ ) and adjust the magnitude of the REF input so that the output code is just changing from 0 1111 1111 1110 to 0 1111 1111 1111. If this transition is desired for a different input voltage, the reference voltage can be adjusted accordingly.

**bipolar inputs**

First, follow the procedure for the Unipolar case.

Second, apply a differential input voltage so that the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. Call this actual differential voltage  $V_X$ . The ideal differential voltage for this transition is:

$$-V_{FS} + \frac{V_{FS}}{8192} \quad (1)$$

The difference between the actual and ideal differential voltages is:

$$\Delta = V_X - (-V_{FS} + \frac{V_{FS}}{8192}) \quad (2)$$

Then apply a differential input voltage of:

$$V_X - \frac{\Delta}{2} \quad (3)$$

and adjust  $V_{ref}$  so the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. This procedure produces positive and negative full-scale transitions with symmetrical minimum error.

**PRODUCT PREVIEW**

## TYPICAL APPLICATIONS





FIGURE 6. TRANSFER CHARACTERISTIC



NOTE: A. The analog input must have some current return path to ANALOG GND.  
 B. Bypass capacitor leads must be as short as possible.


FIGURE 7. ANALOG CONSIDERATIONS

**TLC1205A, TLC1205B, TLC1225A, TLC1225B  
SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR  
ANALOG-TO-DIGITAL CONVERTERS**


#### **TYPICAL APPLICATIONS (Continued)**

2

Data Acquisition Circuits



**FIGURE 8. INPUT PROTECTION**



**NOTE:** A.  $V_{I-} = 0.15 \times \text{ANLG } V_{CC+}$ .  
 B.  $15\% \text{ of ANALOG } V_{CC} \leq V_{XDR} \leq 85\% \text{ of ANALOG } V_{CC}$ .

#### FIGURE 9. OPERATING WITH RATIO METRIC TRANSDUCERS

# TLC1540M, TLC1540I, TLC1541M, TLC1541I

## LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

D2859, DECEMBER 1985—REVISED OCTOBER 1986

- LinCMOS™ Technology
- 10-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . .
  - TLC1540:  $\pm 0.5$  LSB Max
  - TLC1541:  $\pm 1.0$  LSB Max
- Pinout and Control Signals Compatible with TLC540 and TLC549 Families of 8-Bit A/D Converters

TYPICAL PERFORMANCE	
Channel Acquisition Sample Time	5.5 $\mu$ s
Conversion Time	21 $\mu$ s
Samples per Second	32 $\times 10^3$
Power Dissipation	6 mW

### description

The TLC1540 and TLC1541 are LinCMOS™ A/D peripherals built around an 10-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 2.1-megahertz system clock for the TLC1540 and TLC1541, with a design that includes simultaneous read/write operation, allows high-speed data transfers and sample rates of up to 32,258 samples per second. In addition to the high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converters incorporated in the TLC1540 and TLC1541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows guaranteed low-error conversion ( $\pm 0.5$  LSB for the TLC1540,  $\pm 1$  LSB for the TLC1541) in 21 microseconds over the full operating temperature range.


The TLC1540 and the TLC1541 are available in both the N and FN plastic packages. The M-suffix versions are characterized for operation from  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The I-suffix versions are characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

LinCMOS is a trademark of Texas Instruments Incorporated

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.


### N DUAL-IN-LINE PACKAGE

(TOP VIEW)



### FN CHIP CARRIER PACKAGE


(TOP VIEW)




# TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

## 2 Data Acquisition Circuits

functional block diagram



### operating sequence



- NOTES:
- A. The conversion cycle, which requires 44 System Clock periods, is initiated on the 10th falling edge of the I/O Clock↓ after CS↓ goes low for the channel whose address exists in memory at that time. If CS↓ is kept low during conversion, the I/O Clock must remain low for at least 44 System Clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS↓ is brought low. The remaining nine bits (A8-A0) will be clocked out on the first nine I/O Clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three System Clock cycles (or less) after a chip-select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

**TLC1540M, TLC1540I, TLC1541M, TLC1541I  
LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS  
WITH SERIAL CONTROL AND 11 INPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTE 1:** All voltage values are with respect to digital ground with REF – and GND wired together (unless otherwise noted).

#### **recommended operating conditions**

	TLC1540, TLC1541			UNIT
	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.75	5	5.5	V
Positive reference voltage, $V_{REF+}$ (see Note 2)	2.5	$V_{CC}$	$V_{CC}+0.1$	V
Negative reference voltage, $V_{REF-}$ (see Note 2)	-0.1	0	2.5	V
Differential reference voltage, $V_{REF+} - V_{REF-}$ (see Note 2)	1	$V_{CC}$	$V_{CC}+0.2$	V
Analog input voltage (see Note 2)	0		$V_{CC}$	V
High-level control input voltage, $V_{IH}$	2			V
Low-level control input voltage, $V_{IL}$			0.8	V
Setup time, address bits before I/O CLK1, $t_{SU}(A)$	400			ns
Hold time, address bits after I/O CLK1, $t_h(A)$	0			ns
Setup time, $\overline{CS}$ low before clocking in first address bit, $t_{SU}(CS)$ (see Note 3)	3			System clock cycles
$\overline{CS}$ high during conversion, $t_{WH}(CS)$	44			System clock cycles
Input/Output clock frequency, $f_{CLK(I/O)}$	0		1.1	MHz
System clock frequency, $f_{CLK(SYS)}$	$f_{CLK(I/O)}$		2.1	MHz
System clock high, $t_{WH}(SYS)$	210			ns
System clock low, $t_{WL}(SYS)$	190			ns
Input/Output clock high, $t_{WH}(I/O)$	404			ns
Input/Output clock low, $t_{WL}(I/O)$	404			ns
Clock transition time (see Note 4)	System	$f_{CLK(SYS)} \leq 1048$ kHz		30
		$f_{CLK(SYS)} > 1048$ kHz		20
	I/O	$f_{CLK(I/O)} \leq 525$ kHz		100
		$f_{CLK(I/O)} > 525$ kHz		40
Operating free-air temperature, $T_A$	TLC1540M, TLC1541M	-55	125	°C
	TLC1540I, TLC1541I	-40	85	

**NOTES:**

2. Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111), while input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.
4. This is the time required for the clock input signal to fall from  $V_{IH}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IH}$  min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

**TLC1540M, TLC1540I, TLC1541M, TLC1541I**  
**LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS**  
**WITH SERIAL CONTROL AND 11 INPUTS**

electrical characteristics over recommended operating temperature range,  $V_{CC} = V_{REF+} = 4.75$  V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 1.1$  MHz,  $f_{CLK(SYS)} = 2.1$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$ High-level output voltage (pin 16)	$V_{CC} = 4.75$ V, $I_{OH} = 360 \mu A$	2.4			V
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.75$ V, $I_{OL} = 3.2$ mA		0.4		V
$I_{OZ}$ Off-state (high-impedance state) output current	$V_O = V_{CC}$ , $\bar{CS}$ at $V_{CC}$		10		$\mu A$
	$V_O = 0$ , $\bar{CS}$ at $V_{CC}$		-10		
$I_{IH}$ High-level input current	$V_I = V_{CC}$		0.005	2.5	$\mu A$
$I_{IL}$ Low-level input current	$V_I = 0$		-0.005	-2.5	$\mu A$
$I_{CC}$ Operating supply current	$\bar{CS}$ at 0 V		1.2	2.5	mA
Selected channel leakage current		0.4	1		$\mu A$
Unselected channel at 0 V			-0.4	-1	
Selected channel at 0 V, Unselected channel at $V_{CC}$					
$I_{CC} + I_{REF}$ Supply and reference current	$V_{REF+} = V_{CC}$ , $\bar{CS}$ at 0 V		1.3	3	mA
$C_i$ Input capacitance	Analog inputs		7	55	$pF$
	Control inputs		5	15	

operating characteristics over recommended operating free-air temperature range,  
 $V_{CC} = V_{REF+} = 4.75$  V to 5.5 V,  $f_{CLK(I/O)} = 1.1$  MHz,  $f_{CLK(SYS)} = 2.1$  MHz

PARAMETER	TEST CONDITIONS	TLC1540		UNIT
		MIN	MAX	
Linearity error	See Note 5		$\pm 0.5$	LSB
Zero error	See Notes 2 and 6		$\pm 0.5$	LSB
Full-scale error	See Notes 2 and 6		$\pm 0.5$	LSB
Total unadjusted error	See Note 7		$\pm 0.5$	LSB
Self-test output code	Input A11 address = 1011 (See Note 8)	0111110100 (500)	1000001100 (524)	
$t_{conv}$ Conversion time	See Operating Sequence		21	$\mu s$
Total access and conversion time	See Operating Sequence		31	$\mu s$
$t_{acq}$ Channel acquisition time (sample cycle)	See Operating Sequence		6	I/O clock cycles
$t_v$ Time output data remains valid after I/O clock <sub>1</sub>			10	ns
$t_d$ Delay time, I/O clock <sub>1</sub> to data output valid			400	ns
$t_{en}$ Output enable time	See Parameter Measurement Information		150	ns
$t_{dis}$ Output disable time			150	ns
$t_{ris}$ Data bus rise time			300	ns
$t_{fall}$ Data bus fall time			300	ns

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ C$ .

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all "1"s (11111111), while input voltages less than that applied to REF- convert to all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
7. Total unadjusted error comprises linearity, zero, and full-scale errors.
8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

electrical characteristics over recommended operating temperature range,  $V_{CC} = V_{REF+} = 4.75$  V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 1.1$  MHz,  $f_{CLK(SYS)} = 2.1$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{OH}$	High-level output voltage (pin 16) $V_{CC} = 4.75$ V, $I_{OH} = 360$ $\mu$ A	2.4			V
$V_{OL}$	Low-level output voltage $V_{CC} = 4.75$ V, $I_{OL} = 3.2$ mA		0.4		V
$I_{OZ}$	Off-state (high-impedance state) output current $V_O = V_{CC}$ , $\bar{CS}$ at $V_{CC}$ $V_O = 0$ , $\bar{CS}$ at $V_{CC}$		10	-10	$\mu$ A
$I_{IH}$	High-level input current $V_I = V_{CC}$		0.005	2.5	$\mu$ A
$I_{IL}$	Low-level input current $V_I = 0$		-0.005	-2.5	$\mu$ A
$I_{CC}$	Operating supply current $\bar{CS}$ at 0 V		1.2	2.5	mA
Selected channel leakage current		0.4	1		$\mu$ A
Selected channel at 0 V, Unselected channel at $V_{CC}$			-0.4	-1	
$ I_{CC} + I_{REF} $	Supply and reference current $V_{REF+} = V_{CC}$ , $\bar{CS}$ at 0 V		1.3	3	mA
$C_i$	Input capacitance Analog inputs Control inputs		7	55	pF
			5	15	

operating characteristics over recommended operating free-air temperature range,  
 $V_{CC} = V_{REF+} = 4.75$  V to 5.5 V,  $f_{CLK(I/O)} = 1.1$  MHz,  $f_{CLK(SYS)} = 2.1$  MHz

PARAMETER	TEST CONDITIONS	TLC1541		UNIT
		MIN	MAX	
Linearity error	See Note 5		$\pm 1$	LSB
Zero error	See Notes 2 and 6		$\pm 1$	LSB
Full-scale error	See Notes 2 and 6		$\pm 1$	LSB
Total unadjusted error	See Note 7		$\pm 1$	LSB
Self-test output code	Input A11 address = 1011 (See Note 8)	0111110100 (500)	1000001100 (524)	
$t_{conv}$	Conversion time See Operating Sequence		21	$\mu$ s
Total access and conversion time			31	$\mu$ s
$t_{acq}$	Channel acquisition time (sample cycle) See Operating Sequence		6	I/O clock cycles
$t_v$	Time output data remains valid after I/O clock↓		10	ns
$t_d$	Delay time, I/O clock↓ to data output valid See Parameter Measurement Information		400	ns
$t_{en}$	Output enable time See Parameter Measurement Information		150	ns
$t_{dis}$	Output disable time See Parameter Measurement Information		150	ns
$t_{f(bus)}$	Data bus rise time See Parameter Measurement Information		300	ns
$t_{l(bus)}$	Data bus fall time See Parameter Measurement Information		300	ns

† All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ$ C.

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all "1"s (11111111), while input voltages less than that applied to REF- convert to all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.  
 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.  
 6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.  
 7. Total unadjusted error comprises linearity, zero, and full-scale errors.  
 8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.


ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**PARAMETER MEASUREMENT INFORMATION**

**2**

**Data Acquisition Circuits**


**ADVANCE INFORMATION**




LOAD CIRCUIT FOR  
 $t_d$ ,  $t_r$ , AND  $t_f$

LOAD CIRCUIT FOR  
 $t_{PZH}$  AND  $t_{PHZ}$

LOAD CIRCUIT FOR  
 $t_{PLZ}$  AND  $t_{PHZ}$



VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES



VOLTAGE WAVEFORM FOR DELAY TIME

VOLTAGE WAVEFORM FOR  
RISE AND FALL TIMES

NOTES: A.  $C_L = 50 \text{ pF}$

B.  $t_{en} = t_{PZH}$  or  $t_{PLZ}$ ;  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**principles of operation**

The TLC1540 and TLC1541 are both complete data acquisition systems on single chips. Each includes such functions as sample-and-hold, 10-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select ( $\overline{CS}$ ), Address Input, I/O Clock, and System Clock. These control inputs and a TTL-compatible three-state output are intended for serial communications with a microprocessor or microcomputer. The TLC1540 and TLC1541 can complete conversions in a maximum of 21 microseconds, while complete input-conversion-output cycles can be repeated at a maximum of 31 microseconds.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{CS}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{CS}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC1540/1541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

1.  $\overline{CS}$  is brought low. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low  $\overline{CS}$  transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O Clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
3. Five clock cycles are then applied to the I/O pin and the sixth, seventh, eighth, ninth, and tenth conversion bits are shifted out on the negative edges of these clock cycles.
4. The final tenth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 44 System Clock cycles. After this final I/O Clock cycle,  $\overline{CS}$  must go high or the I/O Clock must remain low for at least 44 System Clock cycles to allow for the conversion function.

$\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 44 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.

**principles of operation (continued)**

It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
2. The device will recognize a  $\overline{CS}$  low transition only when the  $\overline{CS}$  input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{CS}$  negative edge, the first two clock cycles will not shift in the address because a low  $\overline{CS}$  must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address,  $CS$  must be raised after the eighth I/O Clock that has been recognized by the device, so that a  $\overline{CS}$  low level will be recognized upon the lowering of the tenth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the tenth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the tenth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC1540/TLC1541 will continue sampling the analog input until the tenth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

**TLC4016M, TLC4016I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

D2922, JANUARY 1986

- High Degree of Linearity
  - High On-Off Output Voltage Ratio
  - Low Crosstalk Between Switches
  - Low On-State Impedance of 50 Ohms Typ at  $V_{CC} = 9\text{ V}$
  - Individual Switch Controls
  - Extremely Low Input Current

### **description**


The TLC4016 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The TLC4016M is characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and the TLC4016I is characterized from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic diagram (positive logic)



### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

# **TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltages are with respect to ground unless otherwise specified.  
2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

### DISSIPATION DERATING TABLE

Package	Maximum Power Dissipation			Derating Factor
	25 °C	85 °C	125 °C	
D	950 mW	494 mW		7.6 mW/°C
J	1025 mW	533 mW	205 mW	8.2 mW/°C
N	875 mW	455 mW	175 mW	7.0 mW/°C

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2 <sup>†</sup>	5	12	V
I/O port voltage, V <sub>I/O</sub>		0		V <sub>CC</sub>	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC</sub> = 2 V	1.5		V <sub>CC</sub>	V
	V <sub>CC</sub> = 4.5 V	3.15		V <sub>CC</sub>	
	V <sub>CC</sub> = 9 V	6.3		V <sub>CC</sub>	
	V <sub>CC</sub> = 12 V	8.4		V <sub>CC</sub>	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 2 V	0	0.3		V
	V <sub>CC</sub> = 4.5 V	0	0.9		
	V <sub>CC</sub> = 9 V	0	1.8		
	V <sub>CC</sub> = 12 V	0	2.4		
Input rise time, t <sub>r</sub>	V <sub>CC</sub> = 2 V			1000	ns
	V <sub>CC</sub> = 4.5 V			500	
	V <sub>CC</sub> = 9 V			400	
Input fall time, t <sub>f</sub>	V <sub>CC</sub> = 2 V			1000	ns
	V <sub>CC</sub> = 4.5 V			500	
	V <sub>CC</sub> = 9 V			400	
Operating free-air temperature, T <sub>A</sub>	TLC4016M	-55		125	°C
	TLC4016I	-40		85	

<sup>†</sup>With supply voltages at or near 2 volts, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

## SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	TLC4016M			TLC4016I			UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
<i>r</i> <sub>Son</sub>	On-state switch resistance	<i>I</i> <sub>S</sub> = 1 mA, V <sub>A</sub> = 0 to V <sub>CC</sub> , See Figure 1	4.5 V	100	220		100	200		Ω
			9 V	50	120		50	105		
			12 V	30	100		30	85		
		<i>I</i> <sub>S</sub> = 1 mA, V <sub>A</sub> = 0 or V <sub>CC</sub> , See Figure 1	2 V	120	240		120	215		
			4.5 V	50	120		50	100		
			9 V	35	80		35	75		
<i>I</i> <sub>I</sub>	Control input current	<i>V</i> <sub>I</sub> = 0 to V <sub>CC</sub> , See Figure 1	12 V	20	70		20	60		μA
			4.5 V	10	20		10	20		
			9 V	5	15		5	15		
		<i>V</i> <sub>I</sub> = 0 or V <sub>CC</sub> , T <sub>A</sub> = 25°C	12 V	5	15		5	15		
			2 V		±1			±1		
			to 6 V		±0.1			±0.1		
<i>I</i> <sub>Soff</sub>	Off-state switch leakage current	<i>V</i> <sub>S</sub> = ±V <sub>CC</sub> , See Figure 2	5.5 V	±10	±600		±10	±600		nA
			9 V	±15	±800		±15	±800		
			12 V	±20	±1000		±20	±1000		
		<i>V</i> <sub>A</sub> = 0 or V <sub>CC</sub> , See Figure 3	5.5 V	±10	±150		±10	±150		
			9 V	±15	±200		±15	±200		
			12 V	±20	±300		±20	±300		
<i>I</i> <sub>CC</sub>	Supply current	<i>V</i> <sub>I</sub> = 0 or V <sub>CC</sub> , <i>I</i> <sub>O</sub> = 0	5.5 V	2	40		2	20		μA
			9 V	8	160		8	80		
			12 V	16	320		16	160		
		A or B	2 V to 12 V	15			15			
				5	10		5	10		
<i>C</i> <sub>i</sub>	Input capacitance	C								pF
<i>C</i> <sub>f</sub>	Feedthrough capacitance	A to B	<i>V</i> <sub>I</sub> = 0	2 V to 12 V	5		5			pF

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C.

# TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

2

## Data Acquisition Circuits

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	TLC4016M			TLC4016I			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$t_{pd}$ Propagation delay time, A to B or B to A	See Figure 4	2 V	25	75	25	62	5	13	ns
		4.5 V	5	15	5	13	4	12	
		9 V	4	14	4	12	3	11	
		12 V	3	13	3	11	2	100	
$t_{on}$ Switch turn-on time	$R_L = 1 \text{ k}\Omega$ , See Figures 5 and 6	2 V	32	150	32	125	8	30	ns
		4.5 V	8	30	8	25	6	18	
		9 V	6	18	6	15	5	13	
		12 V	5	15	5	13	2	100	
$t_{off}$ Switch turn-off time	$R_L = 1 \text{ k}\Omega$ , See Figures 5 and 6	2 V	45	252	45	210	15	54	ns
		4.5 V	15	54	15	45	10	48	
		9 V	10	48	10	40	8	45	
		12 V	8	45	8	38	2	100	
$f_{co}$ Switch cutoff frequency (channel loss = 3 dB)		4.5 V	100		100				MHz
		9 V	120		120				
$V_{OCF(PP)}$ Control feedthrough voltage to any switch, peak to peak	See Figure 7	4.5 V		180				180	mV
Frequency at which crosstalk attenuation between any two switches equals 50 dB	See Figure 8	4.5 V		1				1	MHz

†All typical values are at  $T_A = 25^\circ\text{C}$ .

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



$$V_S = V_A - V_B$$

CONDITION 1:  $V_A = 0, V_B = V_{CC}$   
CONDITION 2:  $V_A = V_{CC}, V_B = 0$

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT

## PARAMETER MEASUREMENT INFORMATION





FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT



TEST CIRCUIT






FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT

**TLC4016M, TLC4016I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

**2**

**Data Acquisition Circuits**

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 5. SWITCHING TIME ( $t_{PZL}$ ,  $t_{PLZ}$ ), CONTROL TO SIGNAL OUTPUT**

TLC4016M, TLC4016I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

PARAMETER MEASUREMENT INFORMATION







FIGURE 6. SWITCHING TIME ( $t_{PZH}$ ,  $t_{PHZ}$ ), CONTROL TO SIGNAL OUTPUT

**TLC4016M, TLC4016I**  
**SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**


**PARAMETER MEASUREMENT INFORMATION**

**2**

Data Acquisition Circuits



**FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE**



NOTE: ADJUST f for  $\alpha_X = \frac{V_{O2}}{V_{O1}}$  = 50 dB.

**FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT**

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance . . . Typically 30 Ohms at  $V_{CC} = 12$  V
- Individual Switch Controls
- Extremely Low Input Current
- Functionally Interchangeable with National Semiconductor MM54/74HC4066, Motorola MC54/74HC4066, and RCA CD4066A

### description


The TLC4066 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.


The TLC4066M is characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TLC4066I is characterized from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### logic diagram (positive logic)




TLC4066M . . . J OR N PACKAGE  
TLC4066I . . . D OR N PACKAGE

(TOP VIEW)



logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# **TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltages are with respect to ground unless otherwise specified.  
2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

Package	Maximum Power Dissipation			Derating Factor
	25 °C	85 °C	125 °C	
D	950 mW	494 mW		7.6 mW/°C
J	1025 mW	533 mW	205 mW	8.2 mW/°C
N	875 mW	455 mW	175 mW	7.0 mW/°C

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2 <sup>†</sup>	5	12	V
I/O port voltage, V <sub>I/O</sub>		0		V <sub>CC</sub>	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC</sub> = 2 V	1.5		V <sub>CC</sub>	V
	V <sub>CC</sub> = 4.5 V	3.15		V <sub>CC</sub>	
	V <sub>CC</sub> = 9 V	6.3		V <sub>CC</sub>	
	V <sub>CC</sub> = 12 V	8.4		V <sub>CC</sub>	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 2 V	0	0.3		V
	V <sub>CC</sub> = 4.5 V	0	0.9		
	V <sub>CC</sub> = 9 V	0	1.8		
	V <sub>CC</sub> = 12 V	0	2.4		
Input rise time, t <sub>r</sub>	V <sub>CC</sub> = 2 V		1000		ns
	V <sub>CC</sub> = 4.5 V		500		
	V <sub>CC</sub> = 9 V		400		
Input fall time, t <sub>f</sub>	V <sub>CC</sub> = 2 V		1000		ns
	V <sub>CC</sub> = 4.5 V		500		
	V <sub>CC</sub> = 9 V		400		
Operating free-air temperature, T <sub>A</sub>	TLC4066M	-55	125		°C
	TLC4066I	-40	85		

<sup>†</sup>With supply voltages at or near 2 volts, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TLC4066M			TLC4066I			UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$r_{Son}$ On-state switch resistance	$I_S = 1 \text{ mA}$ , $V_A = 0 \text{ to } V_{CC}$ , See Figure 1	4.5 V	100	220		100	200		$\Omega$
		9 V	50	110		50	105		
		12 V	30	90		30	85		
	$I_S = 1 \text{ mA}$ , $V_A = 0 \text{ or } V_{CC}$ , See Figure 1	2 V	120	240		120	215		
		4.5 V	50	120		50	100		
		9 V	35	80		35	75		
		12 V	20	70		20	60		
	On-state switch resistance matching	4.5 V	10	20		10	20		
		9 V	5	15		5	15		
		12 V	5	15		5	15		
$I_I$	Control input current	$V_I = 0 \text{ or } V_{CC}$	2 V or 6 V		$\pm 1$			$\pm 1$	$\mu\text{A}$
$I_{Soff}$ Off-state switch leakage current	$V_S = \pm V_{CC}$ , See Figure 2	5.5 V	$\pm 10$	$\pm 600$		$\pm 10$	$\pm 600$		$n\text{A}$
		9 V	$\pm 15$	$\pm 800$		$\pm 15$	$\pm 800$		
		12 V	$\pm 20$	$\pm 1000$		$\pm 20$	$\pm 1000$		
$I_{Son}$ On-state switch leakage current	$V_A = 0 \text{ or } V_{CC}$ , See Figure 3	5.5 V	$\pm 10$	$\pm 150$		$\pm 10$	$\pm 150$		$n\text{A}$
		9 V	$\pm 15$	$\pm 200$		$\pm 15$	$\pm 200$		
		12 V	$\pm 20$	$\pm 300$		$\pm 20$	$\pm 300$		
$I_{CC}$ Supply current	$V_I = 0 \text{ or } V_{CC}$ , $I_O = 0$	5.5 V	2	40		2	20		$\mu\text{A}$
		9 V	8	160		8	80		
		12 V	16	320		16	160		
$C_i$ Input capacitance	A or B		2 V to 12 V		15		15		$\text{pF}$
	C				5	10	5	10	
$C_f$	Feedthrough capacitance	A to B	$V_I = 0$	2 V to 12 V		5		5	$\text{pF}$

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

# TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

2

## Data Acquisition Circuits

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	TLC4066M			TLC4066I			UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$t_{pd}$ Propagation delay time, A to B or B to A	See Figure 4	2 V	25	75		15	30		ns
		4.5 V	5	15		5	13		
		9 V	4	12		4	10		
		12 V	3	13		3	11		
$t_{on}$ Switch turn-on time	$R_L = 1 \text{ k}\Omega$ , See Figures 5 and 6	2 V	32	150		32	125		ns
		4.5 V	8	30		8	25		
		9 V	6	18		6	15		
		12 V	5	15		5	13		
$t_{off}$ Switch turn-off time	$R_L = 1 \text{ k}\Omega$ , See Figures 5 and 6	2 V	45	252		45	210		ns
		4.5 V	15	54		15	45		
		9 V	10	48		10	40		
		12 V	8	45		8	38		
$f_{co}$ Switch cutoff frequency (channel loss = 3 dB)		4.5 V	100			100			MHz
		9 V	120			120			
$V_{OCF(PP)}$ Control feedthrough voltage to any switch, peak to peak	See Figure 7	4.5 V		180		180		mV	
Frequency at which crosstalk attenuation between any two switches equals 50 dB	See Figure 8	4.5 V		1		1		MHz	

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



$$V_S = V_A - V_B$$

$$\text{CONDITION 1: } V_A = 0, V_B = V_{CC}$$

$$\text{CONDITION 2: } V_A = V_{CC}, V_B = 0$$

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT

TLC4066M, TLC4066I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

PARAMETER MEASUREMENT INFORMATION





FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT



TEST CIRCUIT





FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT

**TLC4066M, TLC4066I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

2

Data Acquisition Circuits

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT






FIGURE 5. SWITCHING TIME ( $t_{PZL}$ ,  $t_{PLZ}$ ), CONTROL TO SIGNAL OUTPUT

## PARAMETER MEASUREMENT INFORMATION



FIGURE 6. SWITCHING TIME ( $t_{PZH}$ ,  $t_{PHZ}$ ), CONTROL TO SIGNAL OUTPUT

**TLC4066M, TLC4066I  
SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**


2

Data Acquisition Circuits

**PARAMETER MEASUREMENT INFORMATION**




**FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE**



NOTE: ADJUST  $f$  for  $\alpha_X = \frac{V_{O2}}{V_{O1}}$  = 50 dB.

**FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT**

- ADVANCED LinCMOS™ Technology
- Zero Reading for 0-V Input
- Precision Null Detection with True Polarity at Zero
- 1-pA Typical Input Current
- True Differential Input
- Multiplexed Binary-Coded-Decimal Output
- Low Rollover Error:  $\pm 1$  Count Maximum
- Control Signals Allow Interfacing with UARTs or Microprocessors
- Autoranging Capability with Over- and Under-Range Signals
- TTL-Compatible Outputs
- Direct Replacement for Teledyne TSC7135, Intersil ICL7135, Maxim ICL7135, and Siliconix Si7135



Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage.

### description

The TLC7135 converter is manufactured with Texas Instruments highly efficient ADVANCED LinCMOS™ technology. This 4 1/2-digit dual-slope-integrating analog-to-digital converter is designed to provide interfaces to both a microprocessor and a visual display. The digit-drive outputs D1 through D4 and multiplexed binary-coded-decimal outputs, B1 through B4, provide an interface for LED or LCD decoder/drivers as well as microprocessors.

The TLC7135 offers 50-ppm (one part in 20,000) resolution with a maximum linearity error of one count. The zero error is less than 10  $\mu$ V and zero drift is less than 0.5  $\mu$ V/ $^{\circ}$ C. Source-impedance errors are minimized by low input current (less than 10 pA). Rollover error is limited to  $\pm 1$  count.

The TLC7135 BUSY, STROBE, RUN/HOLD, OVER-RANGE, and UNDER-RANGE control signals support microprocessor-based measurement systems. The control signals also can support remote data acquisition systems with data transfer via universal asynchronous receiver transmitters (UARTs).

The TLC7135 is characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


Copyright © 1986, Texas Instruments Incorporated

**TLC7135**  
**Advanced LinCMOS™ 4 1/2-DIGIT PRECISION**  
**ANALOG-TO-DIGITAL CONVERTER**


2

Data Acquisition Circuits

functional block diagram



ANALOG SECTION



PRODUCT PREVIEW

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage ( $V_{CC+}$ with respect to $V_{CC-}$ ) . . . . .	15 V
Analog input voltage (pin 9 or pin 10) . . . . .	$V_{CC-}$ to $V_{CC+}$
Reference voltage range . . . . .	$V_{CC-}$ to $V_{CC+}$
Clock input voltage range . . . . .	0 V to $V_{CC+}$
Operating free-air temperature range . . . . .	-0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$	4	5	6	V
Supply voltage, $V_{CC-}$	-3	-5	-8	V
Reference voltage, $V_{ref}$		1		V
High-level input voltage, CLK, RUN/HOLD, $V_{IH}$	2.8			V
Low-level input voltage, CLK, RUN/HOLD, $V_{IL}$			0.8	V
Differential input voltage, $V_{ID}$	$V_{CC-} + 1$	$V_{CC+} - 0.5$		V
Maximum operating frequency, $f_{clock}$ (see Note 1)	1.2	2		MHz
Operating free-air temperature range, $T_A$	0		70	°C

NOTE 1: Clock frequency range extends down to 0 Hz.

electrical characteristics,  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $V_{ref} = 1$  V,  $f_{clock} = 120$  kHz,  $T_A = 25$  °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage D1-D5,B1,B2,B4,B8	$I_O = -1$ mA	2.4	5		V
	Other outputs	$I_O = -10 \mu A$	4.9	5		
$V_{OL}$	Low-level output voltage	$I_O = 1.6$ mA		0.4		V
	Peak-to-peak output noise voltage (see Note 2)	$V_{ID} = 0$ , Full Scale = 2 V		15		µV
$\alpha_{VO}$	Zero-reading temperature coefficient of output voltage	$V_{ID} = 0$ , $0^\circ C \leq T_A \leq 70^\circ C$	0.5	2		µV/°C
$I_{IH}$	High-level input current	$V_I = 5$ V, $0^\circ C \leq T_A \leq 70^\circ C$	0.1	10		µA
$I_{IL}$	Low-level input current	$V_I = 0$ V, $0^\circ C \leq T_A \leq 70^\circ C$	-0.02	-0.1		mA
$I_I$	Input leakage current, pins 9 and 10	$V_{ID} = 0$	TA = 25°C $0^\circ C \leq T_A \leq 70^\circ C$	1 250	10	pA
$I_{CC+}$	Positive supply current	$f_{clock} = 0$	TA = 25°C $0^\circ C \leq T_A \leq 70^\circ C$	1 3	2	mA
$I_{CC-}$	Negative supply current	$f_{clock} = 0$	TA = 25°C $0^\circ C \leq T_A \leq 70^\circ C$	-0.8 -3	-2	mA
$C_{pd}$	Power dissipation capacitance	See Note 3		40		pF

NOTES: 2. This is the peak-to-peak value that is not exceeded 95% of the time.  
3. Factor relating clock-frequency to increase in supply current. At  $V_{CC+} = 5$  V

$$I_{CC+} = I_{CC+}(f_{clock} = 0) + C_{pd} \times 5 \text{ V} \times f_{clock}$$

**TLC7135**  
**Advanced LinCMOS™ 4 1/2-DIGIT PRECISION**  
**ANALOG-TO-DIGITAL CONVERTER**

**PRODUCT  
PREVIEW**

operating characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $V_{ref} = 1\text{ V}$ ,  $f_{clock} = 120\text{ kHz}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

**2**

**Data Acquisition Circuits**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\alpha_{FS}$	Full-scale temperature coefficient (see Note 4)	$V_{ID} = 2\text{ V}$ , $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			5	ppm/ $^\circ\text{C}$
	Linearity error	$-2\text{ V} \leq V_{ID} \leq 2\text{ V}$		0.5	1	count
	Differential linearity error (see Note 5)	$-2\text{ V} \leq V_{ID} \leq 2\text{ V}$		0.01		LSB
	$\pm$ Full-scale symmetry error (see Note 6) (rollover error)	$V_{ID} = \pm 2\text{ V}$		0.5	1	count
	Display reading with 0-V input	$V_{ID} = 0$ , $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$	-.0000	$\pm .0000$	.0000	Digital Reading
	Display reading in ratiometric operation	$V_{ID} = V_{ref}$ , $T_A = 25^\circ\text{C}$	+.9998	+.9999	+1.0000	Digital Reading
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$	+.9995	+.9999	+1.0005	Digital Reading


NOTES: 4. This parameter is measured with an external reference having a temperature coefficient of less than 0.01 ppm/ $^\circ\text{C}$ .

5. The magnitude of the difference between the worst case step of adjacent counts and the ideal step.

6. Rollover error is the difference between the absolute values of the conversion for 2 V and -2 V.

**PRODUCT PREVIEW**

## timing diagrams



<sup>†</sup>Delay between BUSY going low and the first STROBE pulse is dependent upon the analog input.

FIGURE 1




FIGURE 2

**TLC7135**  
**Advanced LinCMOS™ 4 1/2-DIGIT PRECISION**  
**ANALOG-TO-DIGITAL CONVERTER**

2

Data Acquisition Circuits

timing diagrams (continued)





FIGURE 3



<sup>†</sup>First D5 of AUTO ZERO and DE-INTEGRATE is one count longer.

FIGURE 4

## PRINCIPLES OF OPERATION

A measurement cycle for the TLC7135 consists of the following four phases.

1. Auto-Zero Phase. The internal IN + and IN - inputs are disconnected from the pins and internally connected to ANLG COMMON. The reference capacitor is charged to the reference voltage. The system is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset voltages in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the system noise, and the overall offset, as referred to the input, is less than 10  $\mu$ V.
2. Signal Integrate Phase. The auto-zero loop is opened and the internal IN + and IN - inputs are connected to the external pins. The differential voltage between these inputs is integrated for a fixed period of time. If the input signal has no return with respect to the converter power supply, IN - can be tied to ANLG COMMON to establish the correct common-mode voltage. Upon completion of this phase, the polarity of the input signal is recorded.
3. De-integrate Phase. The reference is used to perform the de-integrate task. The internal IN - is internally connected to ANLG COMMON and IN + is connected across the previously charged reference capacitor. The recorded polarity of the input signal is used to ensure that the capacitor will be connected with the correct polarity so that the integrator output polarity will return to zero. The time, which is required for the output to return to zero, is proportional to the amplitude of the input signal. The return time is displayed as a digital reading and is determined by the equation  $10,000 \times (V_{ID}/V_{ref})$ . The maximum or full-scale conversion occurs when  $V_{ID}$  is two times  $V_{ref}$ .
4. Zero Integrator Phase. The internal IN - is connected to ANLG COMMON. The system is configured in a closed loop to cause the integrator output to return to zero. Typically this phase requires 100 to 200 clock pulses. However, after an over-range conversion, 6200 pulses are required.

## description of analog circuits

## input signal range

The common mode range of the input amplifier extends from 1 V above the negative supply to 1 V below the positive supply. Within this range, the common mode rejection ratio (CMRR) is typically 86 dB. Both differential and common mode voltages cause the integrator output to swing. Therefore, care must be exercised to assure the integrator output does not saturate.

## analog common

Analog common (ANLG COMMON) is connected to the internal IN - during the auto-zero, de-integrate, and zero integrator phases. If IN - is connected to a voltage which is different than analog common during the signal integrate phase, the resulting common mode voltage will be rejected by the amplifier. However, in most applications, IN LO will be set at a known fixed voltage (power supply common for instance). In this application, analog common should be tied to the same point, thus removing the common mode voltage from the converter. Removing the common mode voltage in this manner will slightly increase conversion accuracy.

## reference

The reference voltage is positive with respect to analog common. The accuracy of the conversion result is dependent upon the quality of the reference. Therefore, to obtain a high accuracy conversion, a high quality reference should be used.

**TLC7135****Advanced LinCMOS™ 4 1/2-DIGIT PRECISION  
ANALOG-TO-DIGITAL CONVERTER****description of digital circuits****RUN/HOLD input**

When the RUN/HOLD input is high or open, the device will continuously perform measurement cycles every 40,002 clock pulses. If this input is taken low, the IC will continue to perform the ongoing measurement cycle and then hold the conversion reading for as long as the pin is held low. If the pin is held low after completion of a measurement cycle, a short positive pulse (greater than 300 ns) will initiate a new measurement cycle. If this positive pulse occurs before the completion of a measurement cycle, it will not be recognized. The first STROBE pulse, which occurs 101 counts after the end of a measurement cycle, is an indication of the completion of a measurement cycle. Thus, the positive pulse could be used to trigger the start of a new measurement after the first STROBE pulse.

**STROBE input**

Negative going pulses from this input are used to transfer the BCD conversion data to external latches, UARTS, or microprocessors. At the end of the measurement cycle, the digit-drive (D5) input goes high and remains high for 201 counts. The most significant digit (MSD) BCD bits are placed on the BCD pins. After the first 101 counts, halfway through the duration of output D1-D5 going high, the STROBE pin goes low for 1/2 clock pulse width. The placement of the STROBE pulse at the midpoint of the D5 high pulse allows the information to be latched into an external device on either a low-level or an edge. Such placement of the STROBE pulse also ensures that the BCD bits for the second MSD will not yet be competing for the BCD lines and latching of the correct bits is assured. The above process is repeated for the second MSD and the D4 output. Similarly, the process is repeated through the least significant digit (LSD). Subsequently, inputs D5 through D1 and the BCD lines will continue scanning without the inclusion of STROBE pulses. This subsequent continuous scanning causes the conversion results to be continuously displayed. Such subsequent scanning does not occur when an over-range condition occurs.

**BUSY output**

The BUSY output goes high at the beginning of the signal integrate phase and remains high until the first clock pulse after zero-crossing or at the end of the measurement cycle if an over-range condition occurs. It is possible to use the BUSY pin to serially transmit the conversion result. Serial transmission can be accomplished by ANDing the BUSY and CLOCK signals and transmitting the ANDed output. The transmitted output consists of 10,001 clock pulses, which occur during the signal integrate phase, and the number of clock pulses, which occur during the de-integrate phase. The conversion result can be obtained by subtracting 10,001 from the total number of clock pulses.

**OVER-RANGE output**

When an over-range condition occurs, this pin goes high after the BUSY signal goes low at the end of the measurement cycle. As previously noted, the BUSY signal remains high until the end of the measurement cycle when an over-range condition occurs. The OVER-RANGE output goes high at end of BUSY and goes low at the beginning of the de-integrate phase in the next measurement cycle.

**UNDER-RANGE output**

At the end of the BUSY signal, this pin goes high if the conversion result is less than or equal to 9% (count of 1800) of the full-scale range. The UNDER-RANGE output is brought low at the beginning of the signal integrate phase of the next measurement cycle.

## PRINCIPLES OF OPERATION

### POLARITY output

The POLARITY output is high for a positive input signal and is updated at the beginning of each de-integrate phase. The polarity output is valid for all inputs including  $\pm 0$  and over-range signals.

### digit-drive (D5, D4, D2 and D1) outputs

Each digit-drive output (D1 through D5) sequentially goes high for 200 clock pulses. This sequential process is continuous unless an over-range occurs. When an over-range occurs, all of the digit drive outputs are blanked from the end of the strobe sequence until the beginning of the de-integrate phase (when the sequential digit drive activation begins again). The blanking activity, during an over-range condition, may be used to cause the display to flash and indicate the over-range condition.

### BCD outputs

The BCD bits (B8, B4, B2 and B1) for a given digit are sequentially activated on these outputs. Simultaneously, the appropriate Digit-drive line for the given digit is activated.

### system aspects

#### integrating resistor

The value of the integrating resistor ( $R_{INT}$ ) is determined by the full scale input voltage and the output current of the integrating amplifier. The integrating amplifier can supply 20  $\mu$ A of current with negligible non-linearity. The equation for determining the value of this resistor is as follows:

$$R_{INT} = \frac{\text{FULL-SCALE VOLTAGE}}{I_{INT}}$$

Integrating amplifier current,  $I_{INT}$ , from 5 to 40  $\mu$ A will yield good results. However, the nominal and recommended current is 20  $\mu$ A.

#### integrating capacitor

The product of the integrating resistor and capacitor should be selected to give the maximum voltage swing without causing the integrating amplifier output to saturate and get too close to the power supply voltages. If the amplifier output is within 0.3 V of either supply, saturation will occur. With  $\pm 5$ -V supplies and ANLG COMMON connected to ground, the designer should design for a  $\pm 3.5$ -V to  $\pm 4$ -V integrating amplifier swing. A nominal capacitor value is 0.47  $\mu$ F. The equation for determining the value of the integrating capacitor ( $C_{INT}$ ) is as follows:

$$C_{INT} = \frac{10,000 \times \text{CLOCK PERIOD} \times I_{INT}}{\text{INTEGRATOR OUTPUT VOLTAGE SWING}}$$

where:  $I_{INT}$  is nominally 20  $\mu$ A.

Capacitors with large tolerances and high dielectric absorption can induce conversion inaccuracies. A capacitor, which is too small could cause the integrating amplifier to saturate. High dielectric absorption causes the effective capacitor value to be different during the signal integrate and de-integrate phases. Polypropylene capacitors have very low dielectric absorption. Polystyrene and Polycarbonate capacitors have higher dielectric absorption, but also work well.

**TLC7135**  
**Advanced LinCMOS™ 4 1/2-DIGIT PRECISION**  
**ANALOG-TO-DIGITAL CONVERTER****PRINCIPLES OF OPERATION****2****Data Acquisition Circuits****PRODUCT PREVIEW****auto-zero and reference capacitor**

Large capacitors will tend to reduce noise in the system. Dielectric absorption is unimportant except during power-up or overload recovery. Typical values are 1  $\mu$ F.

**reference voltage**

For high-accuracy absolute measurements, a high quality reference should be used.

**rollover resistor and diode**

The TLC7135 has a small rollover error, however it can be corrected. The correction is to connect the cathode of any silicon diode to the INT OUT pin and the anode to a resistor. The other end of the resistor is connected to ANLG COMMON or ground. For the recommended operating conditions the resistor value is 100 k $\Omega$ . This value may be changed to correct any rollover error which has not been corrected. In many non-critical applications, the resistor and diode are not needed.

**maximum clock frequency**

For most dual-slope A/D converters, the maximum conversion rate is limited by the frequency response of the comparator. In this circuit, the comparator follows the integrator ramp with a 3  $\mu$ s delay. Therefore, with a 160 kHz clock frequency (6  $\mu$ s period), half of the first reference integrate clock period is lost in delay. Hence, the meter reading will change from 0 to 1 with a 50  $\mu$ V input, 1 to 2 with a 150  $\mu$ V input, 2 to 3 with a 250  $\mu$ V input, etc. This transition at midpoint is desirable; however, if the clock frequency is increased appreciably above 160 kHz, the instrument will flash "1" on noise peaks even when the input is shorted. The above transition points assume a 2-V input range is equivalent to 20,000 clock cycles.

If the input signal is always of one polarity, comparator delay need not be a limitation. Clock rates of 1 MHz are possible since non-linearity and noise do not increase substantially with frequency. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.

For signals with both polarities, the clock frequency can be extended above 160 kHz without error by using a low value resistor in series with the integrating capacitor. This resistor causes the integrator to jump slightly towards the zero-crossing level at the beginning of the de-integrate phase and thus, compensates for the comparator delay. This series resistor should be 10 to 50 ohms. This approach allows clock frequencies up to 480 kHz.

**minimum clock frequency**

The minimum clock frequency limitations result from capacitor leakage from the auto-zero and reference capacitors. Measurement cycles as high as 10 seconds are not influenced by leakage error.

**rejection of 50 Hz or 60 Hz pickup**

To maximize the rejection of 50 Hz or 60 Hz pickup, the clock frequency should be chosen so that an integral multiple of 50 Hz or 60 Hz periods occur during the signal integrate phase. To achieve rejection of these signals, some clock frequencies which could be used are as follows:

50 Hz: 250, 166.66, 125, 100 kHz, etc.

60 Hz: 300, 200, 150, 120, 100, 40, 33.33 kHz, etc.

**PRINCIPLES OF OPERATION****zero-crossing flip-flop**

This flip-flop interrogates the comparator's zero-crossing status. The interrogation is performed after the previous clock cycle and the positive half of the ongoing clock cycle have occurred so that any comparator transients which result from the clock pulses do not affect the detection of a zero-crossing. This procedure delays the zero-crossing detection by one clock cycle. To eliminate the inaccuracy, which is caused by this delay, the counter is disabled for one clock cycle at the beginning of the de-integrate phase. Therefore, when the zero-crossing is detected one clock cycle later than the zero-crossing actually occurs, the correct number of counts is displayed.

**noise**

The peak-to-peak noise around zero is approximately 15  $\mu$ V (peak-to-peak value not exceeded 95% of the time). Near full scale, this value increases to approximately 30  $\mu$ V. Much of the noise originates in the auto-zero loop, and is proportional to the ratio of the input signal to the reference.

**analog and digital grounds**


For high-accuracy applications, ground loops must be avoided. Return currents from digital circuits must not be sent to the analog ground line.

**power supplies**

The TLC7135 is designed to work with  $\pm$ 5-V power supplies. However, 5-V operation is possible if the input signal does not vary more than  $\pm$ 1.5 V from mid-supply.



- ADVANCED LinCMOS™ Technology
- Zero Reading for 0-V Input on All Scales
- Precision Null Detection with True Polarity at Zero
- 1-pA Typical Input Current
- True Differential Input and Reference
- Direct LCD Display Drive with No External Components
- Low Noise — 15  $\mu$ Vp-p Without Hysteresis or Overrange Hangover
- On-Chip Clock Oscillator and Reference
- Convenient 9-V Battery Operation with Low Power Dissipation, Less than 1 mW
- Direct Replacement for Intersil and Maxim ICL7136
- Pin Compatible with Intersil ICL7106; ICL7126 and Teledyne TSC7106, TSC7136



 Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## description

The TLC7136C is a high-performance, very low-power 3 1/2-digit analog-to-digital converter (ADC). The TLC7136C contains seven-segment decoders, display drivers, a clock, and a reference. This device is designed to interface with liquid crystal displays and incorporates a backplane drive. The device can easily be powered with a 9-volt battery because the supply current is less than 100 microamperes.

The TLC7136C provides high accuracy and versatility and such features as auto-zeroing to less than 10 microvolts, zero drift of less than  $1 \mu\text{V}/^\circ\text{C}$ , maximum input bias current of 10 picoamperes, and rollover error of less than 1 count.

The differential input and on-chip reference are particularly useful when measuring load cells, strain gauges, and other bridge-type transducers. Single-supply operation provides economy in that a high-performance panel meter can be built with only seven passive components and a display. The TLC7136C is an improved version of the Intersil ICL7126 in that overrange hangover and hysteresis effects are eliminated.

The TLC7136C is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1986, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


**TLC7136C**  
**Advanced LinCMOS™ 3 1½-DIGIT PRECISION**  
**ANALOG-TO-DIGITAL CONVERTER AND LCD DRIVER**

functional block diagram (with external components)

2

Data Acquisition Circuits

PRODUCT PREVIEW



NOTE: Letters beside switches indicate state of conversion during switch closure.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage ( $V_{CC+}$ with respect to $V_{CC-}$ ), $V_{CC}$	.....	15 V
Voltage range for any input except clock (see Note 1)	$V_{CC-}$ to $V_{CC+}$	
Clock input voltage range	.....	$V_{test}$ to $V_{CC+}$
Operating free-air temperature range	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	.....	260°C

NOTE 1: Input voltages may exceed the supply voltages provided the input current is limited to  $\pm 100 \mu A$ .

## recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	9			V
$V_{ref}$	Reference input voltage	FS (full scale) $V_{ID} = 200 \text{ mV}$ , See Note 2 FS $V_{ID} = 2 \text{ V}$	100		mV
	Full-scale input voltage		1		V
$V_I$	Input voltage at IN HI or IN LO			$V_{CC-} + 1$	$V_{CC+} - 0.5$
$C_{ref}$	Reference capacitor	0.1		1	$\mu F$
$C_z$	Auto-zero capacitor	0.033		0.47	$\mu F$
$C_x$	Integrator capacitor	0.047		0.15	$\mu F$
$R_s$	Integrator resistor	FS = 200 mV FS = 2 V	180		k $\Omega$
$T_A$	Operating free-air temperature		0	70	°C

electrical characteristics,  $V_{CC} = 9 \text{ V}$ ,  $f_{clock} = 16 \text{ kHz}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common-mode rejection ratio	$V_{IC} = \pm 1 \text{ V}$ , $V_{ID} = 0$ , FS = 200 mV		50		$\mu V/V$
Noise voltage (peak-to-peak value not exceeded 95% of time)	$V_{ID} = 0$ , FS = 200 mV		15		$\mu V$
Input leakage current	$V_{ID} = 0$		1	10	pA
Scale factor temperature coefficient	$V_{ID} = 199 \text{ mV}$ , $T_A = 0$ to $70^\circ\text{C}$ , See Note 3		1	5	ppm/ $^\circ\text{C}$
Analog common voltage (with respect to $V_{CC+}$ )	250 k $\Omega$ between COMMON and $V_{CC+}$	-2.6	-3	-3.2	V
Temperature coefficient of analog common voltage (with respect to $V_{CC+}$ )	250 k $\Omega$ between COMMON and $V_{CC+}$		150		ppm/ $^\circ\text{C}$
Peak-to-peak segment drive voltage (see Note 4)		4	5	6	V
Peak-to-peak backplane drive voltage (see Note 4)		4	5	6	V
Supply current (see Note 5)	$V_{ID} = 0$	50	100		$\mu A$
Power dissipation capacitance	See Note 6		40		pF

NOTES: 2.  $V_{ID}$  is the voltage at IN HI with respect to IN LO.

3. This is measured using a fixed external reference voltage with 0-ppm/ $^\circ\text{C}$  temperature coefficient.
4. Backplane drive is in phase with segment drive for a turned-off segment, 180° out of phase for a turned-on segment. Backplane frequency is 20 times the conversion rate. The average dc component is less than 50 mV.
5. This does not include current through the common terminal. During the auto-zero phase, current is 10 to 20  $\mu A$  higher. Use of a 48-kHz oscillator increases current by typically 8  $\mu A$ .
6. This can be used to determine the no-load dynamic power dissipation.  $P_D = C_{pd} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$ .

## TLC7136C

Advanced LinCMOS™ 3 1½-DIGIT PRECISION  
ANALOG-TO-DIGITAL CONVERTER AND LCD DRIVERoperating characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 9 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Zero-input digital reading	V <sub>ID</sub> = 0, FS = 200 mV	-0.000	±0.000	+0.000	
Ratiometric digital reading	V <sub>ID</sub> = V <sub>ref</sub> = 100 mV	999	999/1000	1000	
Rollover error (see Note 7)	V <sub>ID-</sub> = V <sub>ID+</sub> ≈ 200 mV or 2 V	±0.2	±1	Count	
Linearity error	FS = 200 mV or 2 V	±0.2	±1	Count	
Zero-reading temperature coefficient	V <sub>ID</sub> = 0, T <sub>A</sub> = 0°C to 70°C	0.2	1	μV/°C	

NOTE 7: Rollover error is the difference between the magnitudes of the conversion results for equal positive and negative inputs near full scale.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TEST CIRCUIT (CLOCK FREQUENCY = 16 kHz, 1 READING PER SECOND)

## PARAMETER MEASUREMENT INFORMATION




FIGURE 2. TEST CIRCUIT (CLOCK FREQUENCY = 48 kHz, 3 READINGS PER SECOND)

**TLC7136C****Advanced LinCMOS™ 3 1/2-DIGIT PRECISION  
ANALOG-TO-DIGITAL CONVERTER AND LCD DRIVER****PRINCIPLES OF OPERATION**

A measurement cycle, for the TLC7136C, consists of four phases. The four phases are as follows:

1. Auto-Zero Phase. The internal IN HI and IN LO inputs are disconnected from the pins and are internally connected to analog COMMON. The reference capacitor is charged to the reference voltage. The system is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset voltages in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the system noise, and the overall offset, as referred to the input, is less than 10 microvolts.
2. Signal Integrate Phase. The auto-zero loop is opened and the internal IN HI and IN LO inputs are connected to the external pins. The differential voltage between these inputs is integrated for a fixed period of time. If the input signal has no return with respect to the converter power supply, IN LO can be tied to analog COMMON to establish the correct common-mode voltage. Upon completion of this phase, the polarity of the input signal is recorded.
3. Deintegrate (reference-integrate) Phase. The reference is used to perform the deintegrating task, which is performed in the following manner. The IN LO is internally connected to analog COMMON and IN HI is connected across the previously charged reference capacitor. The recorded polarity of the input signal is used to ensure that the capacitor will be connected with the correct polarity so that the integrator output will return to zero. The time that is required for the output to return to zero is proportional to the amplitude of the input signal. The return time is displayed as a digital reading and is determined by the equation  $1000 V_{ID}/V_{ref}$ .
4. Zero Integrator Phase. The internal IN LO is connected to analog COMMON. The system is configured in a closed loop to cause the integrator output to return to zero. Typically this phase requires 11 to 140 clock pulses. However, after an overrange conversion, 740 pulses are required.

**description of analog circuits****input signal range**

The common-mode range of the input amplifier extends from 1 volt above the negative supply to 0.5 volt below the positive supply. Within this range, the common mode rejection ratio (CMRR) is typically 86 dB.

The common-mode signal also causes the integrator output to swing and there is a possibility that the integrator output could saturate. This saturation, which causes an incorrect conversion, is most likely with the combination of a large positive common mode voltage and a large negative differential voltage. The negative differential voltage causes the integrator output to go positive when most of the integrator's positive output swing capability has been used up by the large positive common mode voltage. In such situations, the integrator swing can be reduced to less than the recommended 2-volt swing with a minimal reduction in accuracy. The linear range of the integrator output is within 0.3 volts of either supply.

**differential reference**

The reference voltage must lie within the device power supply range. The major source of common-mode error is caused by the loss or gain of charge from the reference capacitor due to stray capacitances. With large common-mode voltages, the reference capacitor will gain charge or voltage while deintegrating a positive signal and, conversely, lose charge or voltage while deintegrating a negative signal. This gain or loss of reference capacitor voltage will cause a rollover error. The selection of a reference capacitor that is large in comparison to the stray capacitance will reduce the rollover error to less than 0.5 counts (see Component Value Selection).

**analog common**

For battery operation or when the inputs are floating with respect to the TLC7136C power supply, the analog COMMON pin is used to set the common mode voltage. The COMMON pin is preset by internal circuits to a voltage that is approximately 3 volts less than the TLC7136C positive supply. This preset voltage will give a 6-volt end-of-battery life.

## PRINCIPLES OF OPERATION

When the power supply voltage is greater than 7 volts, the TLC7136C zener will be in a regulating mode and the preset voltage at the COMMON pin will have reference-like qualities. The preset voltage will then have a low 0.001%-per-volt voltage coefficient, a low output impedance of approximately 35 ohms, and a temperature coefficient of less than 80 ppm/°C. Therefore, the preset voltage could be used for an on-chip reference, however, there are some limitations. For 2°C to 8°C temperature changes, a scale factor of one count or more can result. Also, if the power supply voltage drops below 7 volts, the voltage coefficient will be poor since the zener will no longer be in a regulating mode.

Analog COMMON is connected to the internal IN LO during the auto-zero, deintegrate, and zero integrator phases. If IN LO is connected to a voltage that is different from analog common during the signal-integrate phase, the resulting common-mode voltage will be rejected by the amplifier. However, in certain applications, IN LO is set at a fixed known voltage, for example the power supply common voltage. For these applications, the COMMON pin should be tied to IN LO to eliminate the common-mode rejection error. The same consideration applies to the reference voltage. Referring the reference voltage to analog COMMON eliminates another common-mode error source. Referring the reference voltage to an analog common is accomplished by connecting COMMON to either REF LO or REF HI.

## test

The TEST pin performs two functions. First, it is connected to the internally generated digital supply (negative side) through a 500-ohm resistor. This connection allows the TEST pin to be used as the negative supply for external segment drivers, such as decimal points or any LCD segment that requires up to 1-milliampere load current. Second, the pin performs a test function. When the TEST pin is pulled up to VCC+, all segments will turn on and the display will read –1888. In this test mode, a constant DC voltage is applied to the segments, rather than a square wave, and the segments may be damaged if the test is prolonged.

## description of digital circuits

An internal digital ground is generated with a 6-volt zener diode and a large P-channel source follower. This generated supply can handle the large capacitive currents that result when the backplane (BP) voltage is switched. Dividing the clock frequency by 800 gives the BP frequency. For 3 readings per second, the BP signal is a 5-volt, 60-Hz squarewave. The segments that are driven at the same frequency and amplitude are in phase with BP when off, and out of phase with BP when on. Except in the test mode, a negligible amount of DC voltage is placed across the segments. For negative-polarity inputs, the polarity indication will become active. Also, if the placement of IN LO and IN HI is switched, the polarity indication can be switched accordingly.

## system timing

The TLC7136C clock circuit is shown in Figure 3. The three possible clock setups are pin 40 connected to an external oscillator, a crystal between pins 39 and 40, or an RC oscillator with connections to pins 38, 39, and 40.


The frequency of the clock oscillator is first divided by four and then the resulting clock signal is used to clock the decade counters. The divide-by-four clock signal is then further divided to form the four convert-cycle phases, which are as follows:

1. 1,000 counts for signal integration.
2. 0 to 2,000 counts for reference deintegration.

### PRINCIPLES OF OPERATION

3. 11 to 140 counts for zero integration (with an overranged conversion of greater than 2,060 counts, the zero integrator phase will require 740 counts, and auto-zero will require 260 counts).
4. 910 to 2900 counts for auto-zero (for signals less than full-scale, auto-zero gets the unused portion of reference deintegration and zero integration).

The total measurement cycle requires 4,000 counts or 16,000 clock pulses. A 48-kilohertz oscillator would be required for three readings per second.



NOTE: This figure shows all three external control circuits connected; however, only one external circuit (crystal, RC network or external oscillator) is connected for proper operation.

**FIGURE 3. CLOCK CIRCUITS**

#### component value selection

##### Integrating resistor

The buffer amplifier and integrator class A output stages require approximately 6 microamperes of quiescent current and can source -1 microampere of current without inducing any significant nonlinearity. The integrating resistor should be sufficiently large that the buffer amplifier and integrator will remain in this linear region. However, the resistor must also be small enough that PC board leakage remains insignificant. Values of 180 kilohms and 1.8 megohms are recommended for the respective 200-millivolt and 2-volt full-scale voltages.

##### Integrating capacitor

The integrating capacitor should be chosen to give the maximum voltage swing, yet not allow the combined tolerances of the integrating resistor and capacitor to cause the integrator to saturate. The linear range of the integrator extends to within 0.3 volt of  $V_{CC}$  - or  $V_{CC}$  +. A +2-volt full-scale integrator swing works fine when analog common is used as the reference. Capacitor values of 0.047 microfarad and 0.15 microfarad are recommended for 3 (48-kilohertz oscillator) and 1 (16-kilohertz oscillator) readings per second respectively. As the oscillator frequency is increased, the capacitor value must be decreased to maintain the same output swing. Polypropylene capacitors are recommended because of their reasonable cost and low dielectric absorption, which produces low roll-over errors.

## PRINCIPLES OF OPERATION




FIGURE 4. TIMING DIAGRAM

**auto-zero capacitor**

The size of this capacitor has an effect upon the noise of the system. For 200-millivolt full-scale applications, in which noise must be kept to a minimum, a 0.47-microfarad capacitor is recommended. The zero-integrator phase allows the use of a large auto-zero capacitor without the accompanying hysteresis or overrange hangover problems that can occur with the ICL7126 or ICL7106.

**reference capacitor**

A 0.1-microfarad capacitor is fine for most applications. However, with large common-mode signals, if the REF LO pin is not connected to analog COMMON and the full-scale voltage is 200 millivolts, a larger capacitor is required to prevent rollover error. A 1-microfarad capacitor will hold this rollover error to 0.5 counts.

**oscillator components**

A 50-pF capacitor is recommended for all frequency ranges. The resistor can be selected from the equation:

$$f = 0.45/RC$$

where: R = 180 kilohms for 48-kilohertz oscillator (3 readings per second) and 560 kilohms for 16-kilohertz oscillator (1 reading per second).

**reference voltage**

An input voltage of 2 V<sub>ref</sub> is required to obtain a full-scale reading of 2,000 counts. Therefore, for a full-scale of 200 millivolts and 2 volts, V<sub>ref</sub> should be 100 millivolts and 1 volt respectively. In many situations, the designer might like to have a full-scale voltage other than 200 millivolts or 2 volts. In situations where the designer desires a full-scale voltage of X volts, the designer can select a V<sub>ref</sub> of X/2 volts. The value of the integrating resistor can be determined by the following equation:


$$\frac{X \text{ volts (desired full-scale)}}{200 \text{ mV}} = \frac{\text{Value of Integrating Resistor for } X \text{ volts full-scale}}{180 \text{ k}\Omega \text{ (integrating resistor for 200 mV full-scale)}}$$

If X volts is greater than 200 millivolts, it is better to work with an X/2 volts reference, since dividing the X volts down to 200 millivolts will cause the input signal to be more susceptible to noise.

Sometimes a designer will want a digital reading of zero when V<sub>I</sub> does not equal zero. This desire can be met by connecting V<sub>I</sub> between IN HI and COMMON and the zero-reading V<sub>I</sub> between COMMON and IN LO.



- Advanced LinCMOS™ Silicon-Gate Technology
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Guaranteed Monotonicity
- Segmented High-Order Bits Ensure Low-Glitch Output
- Designed to be Interchangeable with Analog Devices AD7524, PMI PM-7524, and Micro Power Systems MP7524
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

D OR N PACKAGE  
(TOP VIEW)

KEY PERFORMANCE SPECIFICATIONS	
Resolution	8 Bits
Linearity error	½ LSB Max
Power dissipation at V <sub>DD</sub> = 5 V	5 mW Max
Settling time	100 ns Max
Propagation delay	80 ns Max

## description

The TLC7524 is an Advanced LinCMOS™ 8-bit digital-to-analog converter (DAC) designed for easy interface to most popular microprocessors.

The TLC7524 is an 8-bit multiplying DAC with input latches and with a load cycle similar to the "write" cycle of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most-significant bits, which produce the highest glitch impulse. The TLC7524 provides accuracy to ½ LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 milliwatts typically.

Featuring operation from a 5-V to 15-V single supply, the TLC7524 interfaces easily to most microprocessor buses or output ports. Excellent multiplying (2 or 4 quadrant) makes the TLC7524 an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524I is characterized for operation from -25°C to 85°C, and the TLC7524C is characterized for operation from 0°C to 70°C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


Copyright © 1986, Texas Instruments Incorporated




## 2

### Data Acquisition Circuits

#### functional block diagram



#### operating sequence



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{DD}$	.....	-0.3 V to 16.5 V
Digital input voltage, $V_I$	.....	-0.3 V to $V_{DD} + 0.3$ V
Reference voltage, $V_{ref}$	.....	$\pm 25$ V
Peak digital input current, $I_I$	.....	10 $\mu$ A
Operating free-air temperature range: TLC7524I	.....	-25°C to 85°C
TLC7524C	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C

## recommended operating conditions

		$V_{DD} = 5$ V			$V_{DD} = 15$ V			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{DD}$		4.75	5	5.25	14.5	15	15.5	V
Reference voltage, $V_{ref}$			$\pm 10$		$\pm 10$			V
High-level input voltage, $V_{IH}$			2.4		13.5			V
Low-level input voltage, $V_{IL}$			0.8		1.5			V
CS setup time, $t_{SU(CS)}$			40		40			ns
CS hold time, $t_{H(CS)}$			0		0			ns
Data bus input setup time, $t_{SU(D)}$			25		25			ns
Data bus input hold time, $t_{H(D)}$			10		10			ns
Pulse duration, $\overline{WR}$ low, $t_w(WR)$			40		40			ns
Operating free-air temperature, $T_A$	TLC7524I		-25		85		-25	
	TLC7524C		0		70		0	
			70					°C

electrical characteristics over recommended operating free-air temperature range,  $V_{ref} = \pm 10$  V,  
OUT1 and OUT2 at GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{DD} = 5$ V			$V_{DD} = 15$ V			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$I_{IH}$ High-level input current	$V_I = V_{DD}$			10			10	$\mu$ A
$I_{IL}$ Low-level input current	$V_I = 0$			-10			-10	$\mu$ A
Output leakage current, OUT1 (Pin 1)	DB0-DB7 at 0 V, $\overline{WR}$ , CS at 0 V, $V_{ref} = \pm 10$ V			$\pm 400$			$\pm 200$	nA
Output leakage current, OUT2 (Pin 2)	DB0-DB7 at $V_{DD}$ , $\overline{WR}$ , $\overline{CS}$ at 0 V, $V_{ref} = \pm 10$ V			$\pm 400$			$\pm 200$	nA
$I_{DD}$ Supply current (quiescent)	DB0-DB7 at $V_{IH(min)}$ or $V_{IL(max)}$			1			2	mA
$I_{DD}$ Supply current (standby)	DB0-DB7 at 0 V or $V_{DD}$			500			500	$\mu$ A
$k_{SVS}$ Supply voltage sensitivity, $\Delta V_{DD} = \pm 10\%$	$\Delta V_{DD} = \pm 10\%$		0.01	0.16		0.005	0.04	%FSR
$C_I$ Input capacitance, DB0-DB7, $\overline{WR}$ , $\overline{CS}$	$V_I = 0$			5			5	pF
$C_O$ Output capacitance, OUT1	DB0-DB7 at 0 V, $\overline{WR}$ and $\overline{CS}$ at 0 V			30			30	pF
$C_O$ Output capacitance, OUT2				120			120	
$C_O$ Output capacitance, OUT1	DB0-DB7 at $V_{DD}$ , $\overline{WR}$ and $\overline{CS}$ at 0 V			120			120	pF
$C_O$ Output capacitance, OUT2				30			30	
Reference input impedance (Pin 15 to GND)			5	20		5	20	k $\Omega$

Advanced LinCMOS™ 8-BIT MULTIPLYING  
DIGITAL-TO-ANALOG CONVERTER

operating characteristics over recommended operating free-air temperature range,  $V_{ref} = \pm 10$  V, OUT1 and OUT2 at GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{DD} = 5$ V			$V_{DD} = 15$ V			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Linearity error				±0.5			±0.5	LSB
Gain error	See Note 1			±2.5			±2.5	LSB
Settling time (to $\frac{1}{2}$ LSB)	See Note 2			100			100	ns
Propagation delay (from digital input to 90% of final analog output current)	See Note 2			80			80	ns
Feedthrough at OUT1 or OUT2	$V_{ref} = \pm 10$ V (100-kHz sinewave) $\overline{WR}$ and $\overline{CS}$ at 0 V, DB0-DB7 at 0 V			0.5			0.5	%FSR
Temperature coefficient of gain	$T_A = 25^\circ\text{C}$ to MAX			±0.004			±0.001	%FSR/°C

†Typical values at  $T_A = 25^\circ\text{C}$ .

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal Full Scale Range (FSR) =  $V_{ref} - 1$  LSB.  
2. OUT1 load =  $100\ \Omega$ ,  $C_{ext} = 13\ \text{pF}$ ,  $\overline{WR}$  at 0 V, CS at 0 V, DB0-DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.

## principles of operation

The TLC7524 is an 8-bit multiplying D/A converter consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded and these decoded bits, through a modification in the R-2R ladder, control three equally weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 1. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source  $I/256$  represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source  $I_{lkg}$  represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 1. Analysis of the circuit for all digital inputs high is similar to Figure 1; however, in this case,  $I_{ref}$  would be switched to OUT1.

Interfacing the TLC7524 D/A converter to a microprocessor is accomplished via the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the TLC7524 analog output responds to the data activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The TLC7524 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.

## principles of operation (continued)




FIGURE 1. TLC7524 EQUIVALENT CIRCUIT WITH ALL DIGITAL INPUTS LOW




FIGURE 2. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)




FIGURE 3. BIPOLAR OPERATION (4-QUADRANT OPERATION)

- NOTES:
3.  $R_A$  and  $R_B$  used only if gain adjustment is required.
  4. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.

**TLC7524**  
**Advanced LinCMOS™ 8-BIT MULTIPLYING**  
**DIGITAL-TO-ANALOG CONVERTER**

**ADVANCE**  
**INFORMATION**

**principles of operation (continued)**

**2**

Data Acquisition Circuits

TABLE 1. UNIPOLAR BINARY CODE

DIGITAL INPUT (SEE NOTE 5)	ANALOG OUTPUT
MSB	LSB
11111111	-V <sub>ref</sub> (255/256)
10000001	-V <sub>ref</sub> (129/256)
10000000	-V <sub>ref</sub> (128/256) = -V <sub>ref</sub> /2
01111111	-V <sub>ref</sub> (127/256)
00000001	-V <sub>ref</sub> (1/256)
00000000	0

NOTES: 5. LSB = 1/256 (V<sub>ref</sub>).  
 6. LSB = 1/128 (V<sub>ref</sub>).

TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DIGITAL INPUT (SEE NOTE 6)	ANALOG OUTPUT
MSB	LSB
11111111	V <sub>ref</sub> (127/128)
10000001	V <sub>ref</sub> (1/128)
10000000	0
01111111	-V <sub>ref</sub> (1/128)
00000001	-V <sub>ref</sub> (127/128)
00000000	-V <sub>ref</sub>

**microprocessor interfaces**




FIGURE 4. TLC7524—Z-80A INTERFACE





FIGURE 5. TLC7524—6800 INTERFACE

**ADVANCE INFORMATION**


**microprocessor interfaces (continued)**



**FIGURE 6. TLC7524—8051 INTERFACE**



- ADVANCED LinCMOS™ Silicon-Gate Technology
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Guaranteed Monotonicity
- Designed to be Interchangeable with Analog Devices ADC7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

KEY PERFORMANCE SPECIFICATIONS	
Resolution	8 bits
Linearity Error	1/2 LSB
Power Dissipation at V <sub>DD</sub> = 5 V	5 mW
Settling Time at V <sub>DD</sub> = 5 V	100 ns
Propagation Delay at V <sub>DD</sub> = 5 V	80 ns

**description**

The TLC7528 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input  $\overline{DACA/DACB}$  determines which DAC is to be loaded. The "load" cycle of the TLC7528 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The TLC7528 operates from a 5-volt to 15-volt power supply and dissipates less than 15 mW (typical). Excellent 2- or 4-quadrant multiplying makes the TLC7528 a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7528I is characterized for operation from  $-25$  to  $85^{\circ}\text{C}$ . The TLC7528C is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

ADVANCED LinCMOS is a trademark of Texas Instruments Incorporated

ADVANCE INFORMATION documents contain information on new products in the sampling or reproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Copyright © 1987, Texas Instruments Incorporated



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


**TLC7528**  
**Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING**  
**DIGITAL-TO-ANALOG CONVERTER**

**ADVANCE**  
**INFORMATION**


**functional block diagram**

**2**

Data Acquisition Circuits



**operating sequence**



**ADVANCE INFORMATION**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{DD}$ (to AGND or DGND) . . . . .	-0.3 V to 16.5 V
Voltage between AGND and DGND . . . . .	$\pm V_{DD}$
Input voltage, $V_I$ (to DGND) . . . . .	-0.3 V to $V_{DD} + 0.3$
Reference voltage, $V_{refA}$ or $V_{refB}$ (to AGND) . . . . .	$\pm 25$ V
Output voltage, $V_{OA}$ or $V_{OB}$ (to AGND) . . . . .	$\pm 25$ V
Peak input current . . . . .	$10 \mu A$
Operating free-air temperature range: TLC7528I . . . . .	-25°C to 85°C
TLC7528C . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

#### recommended operating conditions

	$V_{DD} = 4.75$ V to 5.25 V			$V_{DD} = 14.5$ V to 15.5 V			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Reference voltage, $V_{refA}$ or $V_{refB}$		$\pm 10$			$\pm 10$		V
High-level input voltage, $V_{IH}$	2.4			13.5			V
Low-level input voltage, $V_{IL}$			0.8			1.5	V
$\overline{CS}$ setup time, $t_{su}(CS)$	50			50			ns
$\overline{CS}$ hold time, $t_h(CS)$	0			0			ns
DAC select setup time, $t_{su}(DAC)$	50			50			ns
DAC select hold time, $t_h(DAC)$	10			10			ns
Data bus input setup time $t_{su}(D)$	25			25			ns
Data bus input hold time $t_h(D)$	0			0			ns
Pulse duration, $\overline{WR}$ low, $t_w(WR)$	50			50			ns
Operating free-air temperature, $T_A$	TLC7528I	-25	85	-25	85		°C
	TLC7528C	0	70	0	70		

**TLC7528**  
**Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING**  
**DIGITAL-TO-ANALOG CONVERTER**

**ADVANCE  
INFORMATION**

**2**

**Data Acquisition Circuits**

**ADVANCE INFORMATION**

electrical characteristics over recommended operating free-air temperature range,  
 $V_{refA} = V_{refB} = 10 \text{ V}$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{DD} = 5 \text{ V}$			$V_{DD} = 15 \text{ V}$			UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$I_{IH}$	High-level input current	$V_I = V_{DD}$			10			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0 \text{ V}$			-10			-10	$\mu\text{A}$
Reference input impedance (Pin 15 to GND)			8	11	15	8	11	15	$\text{k}\Omega$
$I_{lkg}$ Output leakage current	OUTA	DACA data latch loaded with 00000000, $V_{refA} = \pm 10 \text{ V}$			$\pm 400$			$\pm 200$	$\text{nA}$
	OUTB	DACB data latch loaded with 00000000, $V_{refB} = \pm 10 \text{ V}$			$\pm 400$			$\pm 200$	
Input resistance match (REFA to REFB)					$\pm 1\%$			$\pm 1\%$	
DC supply sensitivity, $\Delta$ gain/ $\Delta V_{DD}$		$\Delta V_{DD} = \pm 10\%$			0.04			0.02	%/%
$I_{DD}$	Supply current (quiescent)	DB0-DB7 at $V_{IHmin}$ or $V_{ILmax}$			1			1	$\text{mA}$
$I_{DD}$	Supply current (standby)	DB0-DB7 at 0 V or $V_{DD}$			0.5			0.5	$\text{mA}$
$C_i$ Input capacitance	DB0-DB7				10			10	$\text{pF}$
	WR, CS DACA/DACB				15			15	
$C_o$ Output capacitance, (OUTA, OUTB)	DAC data latches loaded with 00000000				50			50	$\text{pF}$
	DAC data latches loaded with 11111111				120			120	

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

operating characteristics over recommended operating free-air temperature range,  
 $V_{refA} = V_{refB} = 10 \text{ V}$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{DD} = 5 \text{ V}$			$V_{DD} = 15 \text{ V}$			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Linearity error				$\pm 1/2$			$\pm 1/2$	LSB
Settling time (to 1/2 LSB)	See Note 1			100			100	ns
Gain error	See Note 2			2.5			2.5	LSB
AC feedthrough	REFA to OUTA			-65			-65	
	REFB to OUTB			-65			-65	dB
Temperature coefficient of gain	See Note 4			0.007			0.0035	%FSR/°C
Propagation delay (from digital input to 90% of final analog output current)	See Note 5			80			80	ns
Channel-to-channel isolation	REFA to OUTB	See Note 6		77			77	
	REFB to OUTA	See Note 7		77			77	dB
Digital-to-analog glitch impulse area	Measured for code transition from 00000000 to 11111111, $T_A = 25^\circ\text{C}$			160			440	nVs
Digital crosstalk glitch impulse area	Measured for code transition from 00000000 to 11111111, $T_A = 25^\circ\text{C}$			30			60	nVs
Harmonic distortion	$V_i = 6 \text{ V rms}, f = 1 \text{ kHz}, T_A = 25^\circ\text{C}$			-85			-85	dB

- NOTES: 1. OUTA, OUTB load =  $100 \Omega$ ,  $C_{ext} = 13 \text{ pF}$ ;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.  
 2. Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) =  $V_{ref} - 1 \text{ LSB}$ .  
 3.  $V_{ref} = 20 \text{ V peak-to-peak}, 100-\text{kHz sine wave}; \text{DAC data latches loaded with } 00000000$ .  
 4. Temperature coefficient of gain measured from  $0^\circ\text{C}$  to  $25^\circ\text{C}$  or from  $25^\circ\text{C}$  to  $70^\circ\text{C}$ .  
 5.  $V_{refA} = V_{refB} = 10 \text{ V}; \text{OUTA/OUTB load} = 100 \Omega, C_{ext} = 13 \text{ pF}; \overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.  
 6. Both DAC latches loaded with 11111111;  $V_{refA} = 20 \text{ V peak-to-peak}, 100-\text{kHz sine wave}; V_{refB} = 0; T_A = 25^\circ\text{C}$ .  
 7. Both DAC latches loaded with 11111111;  $V_{refB} = 20 \text{ V peak-to-peak}, 100-\text{kHz sine wave}; V_{refA} = 0; T_A = 25^\circ\text{C}$ .

### principles of operation

The TLC7528 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current ( $I_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every  $10^\circ\text{C}$ .  $C_0$  is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of  $C_0$  is 50 pF to 120 pF maximum. The equivalent output resistance  $r_o$  varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the TLC7528 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA/DACB}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the TLC7528 analog output, specified by the  $\overline{DACA/DACB}$  control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $CS$  is high, the data inputs are disabled regardless of the state of the  $WR$  signal.

The digital inputs of the TLC7528 provide TTL compatibility when operated from a supply voltage of 5 V. The TLC7528 may be operated with any supply voltage in the range from 5 V to 15 V, however, input logic levels are not TTL compatible above 5 V.

**TLC7528**  
Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING  
DIGITAL-TO-ANALOG CONVERTER

**ADVANCE  
INFORMATION**

**2**

Data Acquisition Circuits




FIGURE 1. SIMPLIFIED FUNCTIONAL CIRCUIT FOR DACA




FIGURE 2. TLC7528 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111.

MODE SELECTION TABLE


DACA/ DACB	CS	WR	DACA	DACB
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = low level, H = high level, X = don't care

**ADVANCE INFORMATION**

## TYPICAL APPLICATION DATA

The TLC7528 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.  
 2. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)


**TLC7528**  
Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING  
DIGITAL-TO-ANALOG CONVERTER

**ADVANCE  
INFORMATION**

**2**

Data Acquisition Circuits

**TYPICAL APPLICATION DATA**



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 5 for recommended values. Adjust R1 for  $V_{OA} = 0$  V with code 10000000 in DACA latch. Adjust R3 for  $V_{OB} = 0$  V with 10000000 in DACB latch.  
 2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.  
 3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

**FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)**

**TABLE 1. UNIPOLAR BINARY CODE**

DAC LATCH CONTENTS	ANALOG OUTPUT
MSB    LSB <sup>†</sup>	
11111111	$-V_i$ (255/256)
10000001	$-V_i$ (129/256)
10000000	$-V_i$ (128/256) = $-V_i/2$
01111111	$-V_i$ (127/256)
00000001	$-V_i$ (1/256)
00000000	$-V_i$ (0/256) = 0

<sup>†</sup> 1 LSB =  $(2^{-8})V_i$

**TABLE 2. BIPOLAR (OFFSET BINARY) CODE**


DAC LATCH CONTENTS	ANALOG OUTPUT
MSB    LSB <sup>‡</sup>	
11111111	$V_i$ (127/128)
10000001	$V_i$ (1/128)
10000000	0 V
01111111	$-V_i$ (1/128)
00000001	$-V_i$ (127/128)
00000000	$-V_i$ (128/128)

<sup>‡</sup> 1 LSB =  $(2^{-7})V_i$

**ADVANCE INFORMATION**

## TYPICAL APPLICATION DATA


## microprocessor interface information



NOTE: A = decoded address for TLC7528 DACA.

A + 1 = decoded address for TLC7528 DACB.

FIGURE 5. TLC7528 – INTEL 8051 INTERFACE



NOTE: A = decoded address for TLC7528 DACA.


A + 1 = decoded address for TLC7528 DACB.

FIGURE 6. TLC7528 – 6800 INTERFACE

**TYPICAL APPLICATION DATA**

**2**

**Data Acquisition Circuits**




NOTE: A = decoded address for TLC7528 DACA.  
 A + 1 = decoded address for TLC7528 DACB.

**FIGURE 7. TLC7528 TO Z80-A INTERFACE**

**programmable window detector**

The programmable window comparator shown in Figure 8 will determine if voltage applied to the DAC feedback resistors are within the limits programmed into the TLC7528 data latches. Input signal range depends on the reference and polarity, that is, the test input range is 0 to  $-V_{ref}$ . The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output high.



**FIGURE 8. DIGITALLY PROGRAMMABLE WINDOW COMPARATOR (UPPER- AND LOWER-LIMIT TESTER)**

## TYPICAL APPLICATION DATA

## digitally controlled signal attenuator

Figure 9 shows the TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.

$$\text{Attenuation db} = -20 \log_{10} D/256, D = \text{digital input code}$$




FIGURE 9. DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR

TABLE 3. ATTENUATION vs DACA, DACB CODE

ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011100	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01011000	108	15.5	00101011	43

**TYPICAL APPLICATION DATA**

**programmable state-variable filter**

**2**

Data Acquisition Circuits


ADVANCE INFORMATION

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and band-pass outputs, and is suitable for applications in which microprocessor control of filter parameters is required.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easily achieved.

$$f_C = \frac{1}{2\pi R_1 C_1}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.



**CIRCUIT EQUATIONS:**

$$C_1 = C_2, R_1 = R_2, R_4 = R_5$$

$$Q = \frac{R_3}{R_4} \cdot \frac{R_F}{R_{fb}(DACB1)}$$

$$A_0 = -\frac{R_F}{R_S}$$

NOTES: A. Op-amps A1, A2, A3, and A4 are TL287.

B. C3 compensates for the op-amp gain-bandwidth limitations.

C. DAC equivalent resistance equals  $\frac{256 \times (\text{DAC ladder resistance})}{\text{DAC digital code}}$

**FIGURE 10. DIGITALLY CONTROLLED STATE-VARIABLE FILTER**

- ADVANCED LinCMOS™ Silicon-Gate Technology
  - Guaranteed Monotonicity
  - Fast Settling Time
  - CMOS/TTL Compatible
  - Four-Quadrant Multiplication
  - Designed to be Interchangeable with Analog Devices AD7533, AD7520, and PMI
- PM-7533**

KEY PERFORMANCE SPECIFICATIONS	
Resolution	10 Bits
Linearity Error	1/2 LSB
Power Dissipation	30 mW
Settling Time	150 ns


### description

The TLC7533 is an ADVANCED LinCMOS™ 10-bit digital-to-analog converter featuring two- and four-quadrant multiplication.

The TLC7533 is pin and functionally equivalent to the AD7520 and AD7533. Texas Instruments advanced thin-film-on-monolithic-CMOS fabrication process provides 10-bit linearity without laser trimming.

The TLC7533 features TTL or CMOS compatibility with low input leakage currents from 5-V to 15-V power supplies. Output scaling is provided by an internal feedback resistor and an external operational amplifier. Both positive and negative reference voltages can be utilized.

The TLC7533I is characterized for operation from -25 °C to 85 °C. The TLC7533C is characterized for operation from 0 °C to 70 °C.



ADVANCED LinCMOS is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1986, Texas Instruments Incorporated



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**TLC7533I, TLC7533C  
Advanced LinCMOS™ 10-BIT MULTIPLYING  
DIGITAL-TO-ANALOG CONVERTERS**

2

Data Acquisition Circuits

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: All voltage values are with respect to the network ground terminal.

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$		5	16.5		V
Reference voltage, $V_{ref}$			$\pm 10$		V
High-level input voltage, $V_{IH}$		2.4			V
Low-level input voltage, $V_{IL}$				0.8	V
Operating free-air temperature, $T_A$	TLC7533I	-25	85		
	TLC7533C	0	70		°C

electrical characteristics over recommended operating temperature range,  $V_{DD} = 15 \text{ V}$ ,  
 $V_{ref} = \pm 10 \text{ V}$ , OUT1 and OUT2 at 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$I_I$ Input leakage current, digital input		$V_I = 0$ or $V_{DD}$		$\pm 1$	$\mu A$
$r_I$ Input resistance (pin 15) (see Note 2)			5	20	$k\Omega$
$I_{lkg}$ Output leakage current	OUT1	Digital inputs at $V_{IL}$		$\pm 200$	$nA$
	OUT2	Digital inputs at $V_{IH}$		$\pm 200$	
$k_{svs}$ Supply voltage sensitivity ( $\Delta V_V / \Delta V_{DD}$ ) (see Note 3)		$V_{DD} = 14$ V to 16.5 V, Digital inputs at $V_{IH}$		0.008	$/%$
$I_{DD}$	Supply current			2	$mA$
$C_i$ Input capacitance, digital input		$V_I = V_{IL}$		10	$pF$
$C_o$ Output capacitance	OUT1			100	$pF$
	OUT2	Digital inputs at $V_{IH}$		35	
	OUT1			35	
	OUT2	Digital inputs at $V_{IL}$		100	

NOTES: 2. Temperature coefficient is approximately -300 ppm/°C.

3. Ay is the ratio of the DAC's external operational amplifier output voltage to the REF input voltage when using the internal feedback resistor.

**operating characteristics over recommended operating free-air temperature range,  $V_{DD} = 15\text{ V}$ ,  $V_{ref} = 10\text{ V}$ , OUT1 and OUT2 at 0 V (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Relative accuracy	See Note 4		$\pm 0.05$	%FSR
Gain error	Digital inputs at $V_{IH}$ , See Notes 4 and 5		$\pm 1.5$	%FS
Output current settling time	To $\pm 0.05\%$ FSR, $R_L = 100 \Omega$ , Digital inputs changing from $V_{IH}$ to $V_{IL}$ or $V_{IL}$ to $V_{IH}$		150	ns
Feedthrough error	Digital inputs at $V_{IL}$ , $V_{ref} = +10$ V sine wave at 100 kHz		$\pm 0.1$	%FSR

NOTES: 4. Practical Full Scale Range (FSR) =  $V_{ref} - 1$  LSB.

5. Gain error is measured using the internal feedback resistor. Full-Scale (FS) =  $-V_{ref} (1023/1024)$ . Maximum gain change from  $T_A = 25^\circ\text{C}$  to minimum or maximum temperature is 0.1% FSR.

## PRINCIPLES OF OPERATION

The TLC7533 is a 10-bit multiplying D/A converter consisting of an inverted R-2R ladder and analog switches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines by NMOS current switches. The on-state resistances of these switches are binarily scaled so that the voltage drop across every switch is the same. The OUT1 and OUT2 bus lines should be maintained at the same potential so that the current in each ladder leg remains constant and is independent of the switch state. Most applications require only the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is shown in Figure 1. With all of the digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2 as shown in Figure 2. The current source  $I_{ref}/1024$  represents the constant current flowing through the termination resistor of the R-2R ladder; while the current source  $I_{kg}$  represents leakage currents to the substrate. The output capacitances,  $C_o(1)$  and  $C_o(2)$ , are due to the capacitance of the NMOS current switches and vary with the switch state. With all digital inputs low, all of the current switches and the entire resistor ladder are switched to the OUT2 bus line. The capacitance appearing at OUT2 is a maximum of 100 pF; at OUT1 there is a maximum of 35 pF. With all digital inputs high, all of the current switches are switched to OUT1, and 100 pF maximum appears at OUT1. A maximum of 35 pF appears at OUT2 as shown in Figure 3.




FIGURE 1. SIMPLIFIED DAC CIRCUIT — ALL DIGITAL INPUTS LOW




FIGURE 2. DAC EQUIVALENT CIRCUIT —  
ALL DIGITAL INPUTS LOW






FIGURE 3. DAC EQUIVALENT CIRCUIT —  
ALL DIGITAL INPUTS HIGH

**TLC7533I, TLC7533C**  
**Advanced LinCMOS™ 10-BIT MULTIPLYING**  
**DIGITAL-TO-ANALOG CONVERTERS**
**TYPICAL APPLICATION DATA****2****Data Acquisition Circuits**

The TLC7533 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 4 and 5. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.

**FIGURE 4. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)****FIGURE 5. BIPOLEAR OPERATION (4-QUADRANT OPERATION)**

NOTES: 6.  $R_A$  and  $R_B$  are used only if gain adjustment is required.

7.  $C_1$  (10-33 pF) may be required for phase compensation when using high-speed op-amps.

**TABLE 1. UNIPOLAR BINARY CODE**

DAC DIGITAL INPUT MSB    LSB <sup>†</sup>	ANALOG OUTPUT
1111111111	$-V_I$ (1023/1024)
1000000001	$-V_I$ (513/1024)
1000000000	$-V_I$ (512/1024) = $-V_{ref}/2$
0111111111	$-V_I$ (511/1024)
0000000001	$-V_I$ (1/1024)
0000000000	$-V_I$ (0/1024) = 0

<sup>†</sup>1 LSB =  $(2 - 10) V_I$

<sup>‡</sup>1 LSB =  $(2 - 9) V_I$

**TABLE 2. BIPOLEAR (OFFSET BINARY) CODE**

DAC DIGITAL INPUT MSB    LSB <sup>‡</sup>	ANALOG OUTPUT
1111111111	$+V_I$ (511/512)
1000000001	$+V_I$ (1/512)
1000000000	0
0111111111	$-V_I$ (1/512)
0000000001	$-V_I$ (511/512)
0000000000	$-V_I$ (512/512) = $-V_I$

## TYPICAL APPLICATION DATA

The TLC7533 may be used in voltage output operation as shown in Figure 6. In this configuration, the input voltage is applied to the OUT1 terminal and the output voltage is taken from the REF terminal. The output voltage varies with the digital input code according to the equation shown. The output should be buffered to prevent loading errors due to the high output resistance of this circuit (typically 10 kilohms). The input voltage should not exceed 1.5 volts to ensure nonlinearity errors less than 1 LSB.




FIGURE 6. VOLTAGE OUTPUT OPERATION

By connecting the DAC in the feedback of an op-amp as shown in Figure 7, the circuit behaves as a programmable gain amplifier with the transfer function:

$$V_O = -V_I \left( \frac{1024}{D} \right)$$

where D = Digital Input Code (expressed as a decimal number)






FIGURE 7. PROGRAMMABLE GAIN AMPLIFIER

**TLC7533I, TLC7533C**  
**Advanced LinCMOS™ 10-BIT MULTIPLYING**  
**DIGITAL-TO-ANALOG CONVERTERS**
**TYPICAL APPLICATION DATA****2****Data Acquisition Circuits**

The programmable function generator shown in Figure 8 produces both square and triangular wave output at a frequency determined by the digital input code. The digital input of the digitally programmable limit detector shown in Figure 9 determines the trip point of the PASS/FAIL output. For a digital input of 00000 00000, the threshold is 0 V, for 11111 11111, the threshold is  $-V_{ref}$ .

**FIGURE 8. PROGRAMMABLE FUNCTION GENERATOR****FIGURE 9. PROGRAMMABLE LIMIT DETECTOR****PRODUCT PREVIEW**

## TYPICAL APPLICATION DATA




FIGURE 10. MODIFIED SCALE-FACTOR AND OFFSET




FIGURE 11. 10-BIT AND SIGN MULTIPLYING DAC



- ADVANCED LinCMOS™ Silicon Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- 10-Bit ADC and DAC Linearity Over Any 10-Bit Range
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS32020, and TMS32025 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN54299 or SN74299 Serial-to-Parallel Shift Registers for Parallel Interface to TMS32010 or Other Digital Processors

#### description

The TLC32040 is a complete analog-to-digital and digital-to-analog input/output system on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit resolution D/A converter, and a low-pass switched-capacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.


Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors, speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS32020, and TMS32025 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN54299 or SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete, or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

J OR N PACKAGE  
(TOP VIEW)



NU—Nonusable; no external connection should be made to these pins

TLC32040M, TLC32040I  
ANALOG INTERFACE CIRCUIT

2

Data Acquisition Circuits

PRODUCT PREVIEW


## description (continued)

The A/D and D/A converters each have 14 bits of resolution with 10 bits of integral linearity guaranteed over any 10-bit range. The A/D and D/A architectures guarantee no missing codes and monotonic operation. An internal voltage reference is provided to ease the design task and to provide complete control over the performance of the IC. The internal voltage is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040M is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and the TLC32040I is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## functional block diagram



## PRINCIPLES OF OPERATION

**analog input**

Two sets of analog inputs, IN +, IN -, and AUX IN +, AUX IN -, are provided. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. Normally, the IN + and IN - inputs are used; however, the auxiliary inputs, AUX IN + and AUX IN -, can be used if a second input is required. The gain for the IN +, IN -, and auxiliary AUX IN + and AUX IN - inputs can be programmed to either 1, 2, or 4 (see the Gain Control Table). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

**A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion rate timing**

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 kHz. However, the high-pass section low-frequency roll-off can be changed to 200 kHz with a metal mask option.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass-switched capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

**A/D converter performance specifications**

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

**analog output**

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

**D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion rate timing**

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.

**PRINCIPLES OF OPERATION (continued)****asynchronous versus synchronous operation**

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and band-pass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion rate timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

**D/A converter performance specifications**

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

**system frequency response correction**

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

**serial port**

The serial port has four possible modes that are described in detail in the pin description section. These modes are briefly described below.

1. The transmit and receive sections of the AIC are operated asynchronously, and the AIC serial port interfaces directly with the TMS32011.
2. The transmit and receive sections of the AIC are operated asynchronously, and the AIC serial port interfaces directly with the TMS32020 and the TMS32025.
3. The transmit and receive sections of the AIC are operated synchronously, and the AIC serial port interfaces directly with the TMS32011.
4. The transmit and receive sections of the AIC are operated synchronously, and the AIC serial port interfaces directly with the TMS32020, TMS32025, or two SN54299 or SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, to any other digital signal processor, or to external FIFO circuitry.

**testing**

An addendum accompanying this data sheet fully describes the test capabilities of the IC, provided by the design.

**internal voltage reference**

The internal reference eliminates the need for an external voltage reference, and thus provides overall circuit cost reduction. Additionally, the internal reference makes the performance of the IC less susceptible to noise. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.

## PRINCIPLES OF OPERATION (continued)

## reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. The reset pin has an internal pull-up resistor. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

## loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT - pins are internally connected to the IN + and IN - pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.


The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN NAME	PIN NO.	I/O	DESCRIPTION
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.
AUX IN +	24	I	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace the IN + and IN - inputs. If the bit is a 0, the IN + and IN - inputs will be used (see the AIC DX Data Word Format section).
AUX IN -	23	I	Inverting auxiliary analog input (see the above AUX IN + pin description).
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
DR	5	O	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.
DX	12	I	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.
EODR	2	O	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the second byte has been transmitted. The TMS32011 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.

PIN NAME	PIN NO.	I/O	DESCRIPTION
EODX	11	O	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel, data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to the AIC and is kept low until the second byte has been transmitted. The TMS32011 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	O	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	O	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description, the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration Diagrams).
IN +	26	I	Noninverting input to analog input amplifier stage
IN -	25	I	Inverting input to analog input amplifier stage
MSTR CLK	6	I	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT +	22	O	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT -	21	O	Inverting output of analog output power amplifier; functionally identical with and complementary to OUT +.
REF	8		The internal voltage reference is brought out to this pin.
RESET	2	I	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section).  d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1  This initialization allows normal serial-port communication to occur between AIC and DSP. This pin has an internal pull-up resistor and is set to a high logic level unless it is pulled to ground.
SHIFT CLK	10	O	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description below (see the Serial Port Timing and Internal Timing Configuration diagram).
V <sub>DD</sub>	7		Digital supply voltage, 5 V ± 5%
V <sub>CC+</sub>	20		Positive analog supply voltage, 5 V ± 5%
V <sub>CC-</sub>	19		Negative analog supply voltage - 5 V ± 5%

PIN NAME	PIN NO.	I/O	DESCRIPTION
WORD/BYTE 13			<p>This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial modes. These four serial modes are described below. This pin has an internal pull-up resistor and is set to a logic high unless it is pulled to ground.</p> <p><i>AIC transmit and receive sections are operated asynchronously.</i></p> <p>The following description applies when the AIC is configured to have asynchronous transmit and receive sections. If the appropriate data bit in the Control register is a 0 (see the AIC DX Data Word Format), the transmit and receive sections will be asynchronous.</p> <ul style="list-style-type: none"> <li>L Serial port will directly interface with the serial port of the TMS32011 and communicates in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).           <ol style="list-style-type: none"> <li>1. The <u>FSX</u> or <u>FSR</u> pin is brought low.</li> <li>2. One 8-bit byte is transmitted or one 8-bit byte is received.</li> <li>3. The <u>EODX</u> or <u>EODR</u> pin is brought low.</li> <li>4. The <u>FSX</u> or <u>FSR</u> pin emits a positive frame-sync pulse that is four Shift Clock cycles wide.</li> <li>5. One 8-bit byte is transmitted or one 8-bit byte is received.</li> <li>6. The <u>EODX</u> or <u>EODR</u> pin is brought high.</li> <li>7. The <u>FSX</u> or <u>FSR</u> pin is brought high.</li> </ol> </li> <li>H Serial port will directly interface with the serial port of the TMS32020 and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):           <ol style="list-style-type: none"> <li>1. The <u>FSX</u> or <u>FSR</u> pin is brought low.</li> <li>2. One 16-bit word is transmitted or one 16-bit word is received.</li> <li>3. The <u>FSX</u> or <u>FSR</u> pin is brought high.</li> <li>4. The <u>EODX</u> or <u>EODR</u> pin emits a low-going pulse.</li> </ol> <p><i>AIC transmit and receive sections are operated synchronously.</i></p> <p>If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC <u>FSX</u> and <u>FSR</u> timing will be identical, as will the <u>EODX</u> and <u>EODR</u> timing. The synchronous operation sequences are as follows (see Serial Port Timing diagrams).</p> <ul style="list-style-type: none"> <li>L Serial port will directly interface with the serial port of the TMS32011 and communicates in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):           <ol style="list-style-type: none"> <li>1. The <u>FSX</u> and <u>FSR</u> pins are brought low.</li> <li>2. One 8-bit byte is transmitted and one 8-bit byte is received.</li> <li>3. The <u>EODX</u> and <u>EODR</u> pins are brought low.</li> <li>4. The <u>FSX</u> and <u>FSR</u> pins emit positive frame-sync pulses that are four Shift Clock cycles wide.</li> <li>5. One 8-bit byte is transmitted and one 8-bit byte is received.</li> <li>6. The <u>EODX</u> and <u>EODR</u> pins are brought high.</li> <li>7. The <u>FSX</u> and <u>FSR</u> pins are brought high.</li> </ol> </li> <li>H Serial port will directly interface with the serial port of the TMS32020 and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):           <ol style="list-style-type: none"> <li>1. The <u>FSX</u> and <u>FSR</u> pins are brought low.</li> <li>2. One 16-bit word is transmitted and one 16-bit word is received.</li> <li>3. The <u>FSX</u> and <u>FSR</u> pins are brought high.</li> <li>4. The <u>EODX</u> or <u>EODR</u> pins emit low-going pulses.</li> </ol> <p>Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional NOR and AND gates, will interface to two SN54299 or SN74299 serial-to-parallel shift registers. Interfacing the AIC to the SN54299 or SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates parallel, data bus communications between the AIC and the digital signal processor. The operation sequence is the same as the above sequence (see Serial Port Timing diagrams).</p> </li> </ul> </li> </ul>

INTERNAL TIMING CONFIGURATION



**NOTE:** Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.

**explanation of internal timing configuration**

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion period timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion period timing. In order for the switched-capacitor low-pass and band-pass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filter must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion period timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion period timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register plus the TA' Register option, the upcoming conversion period timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The above feature is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.


## **TLC32040M, TLC32040I ANALOG INTERFACE CIRCUIT**

## AIC DR or DX word bit pattern

### **A/D or D/A MSB**

2

Data Acquisition Circuits



## AIC DX data word format section

d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d2	d1	d0	COMMENTS
<b>primary DX serial communication protocol</b>															
← d15 (MSB) through d2 go to the D/A converter register	→	0	0	The TX and RX Counter A's are loaded with the TA and RA register values. The TX and RX Counter B's are loaded with TB and RB register values.											
← d15 (MSB) through d2 go to the D/A converter register	→	0	1	The TX and RX Counter A's are loaded with the TA + TA' and RA + RA' register values. The TX and RX Counter B's are loaded with the TB and RB register values. NOTE: d1 = 0, d0 = 1 will cause the next D/A and A/D conversion periods to be changed by the addition of TA' and RA' Master Clock cycles, in which TA' and RA' can be positive or negative or zero. Please refer to the Conversion Period Adjustment Error Detection Table.											
← d15 (MSB) through d2 go to the D/A converter register	→	1	0	The TX and RX Counter A's are loaded with the TA - TA' and RA - RA' register values. The TX and RX Counter B's are loaded with the TB and RB register values. NOTE: d1 = 1, d0 = 0 will cause the next D/A and A/D conversion periods to be changed by the subtraction of TA' and RA' Master Clock cycles, in which TA' and RA' can be positive or negative or zero. Please refer to the Conversion Period Adjustment Error Detection Table.											
← d15 (MSB) through d2 go to the D/A converter register	→	1	1	The TX and RX Counter A's are loaded with the TA and RA register values. The TX and RX Counter B's are loaded with the TB and RB register values. After a delay of four Shift Clock cycles, a secondary transmission will immediately follow to program the AIC to operate in the desired configuration.											

**NOTE:** Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output.

**secondary DX serial communication protocol**

x x  ← to TA register → x x  ← to RA register →  0 0	d13 and d6 are MSBs
x  ← to TA' register → x  ← to RA' register →  0 1	d14 and d7 are 2's complement sign bits
x  ← to TB register → x  ← to RB register →  1 0	d14 and d7 are MSBs
x x x x x x x x d7 d6 d5 d4 d3 d2 1 1	
← CONTROL → REGISTER	d2 = 0/1 deletes/inserts the bandpass filter d3 = 0/1 disables/enables the loopback function d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins d5 = 0/1 asynchronous/synchronous transmit and receive sections d6 = 0/1 gain control bits (see Gain Control Section) d7 = 0/1 gain control bits (see Gain Control Section)

**reset function**

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the **RESET** pin, the AIC registers will be initialized to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

REGISTER	INITIALIZED REGISTER VALUE (HEX)
TA	9
TA'	1
TB	24
RA	9
RA'	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

$$d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1$$

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the pin descriptions and AIC DX Word Format sections).

### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below:

### AIC register constraints

The following constraints are placed on the contents of the AIC registers:


1. TA register must be  $> 1$ .
2. TA' register can be either positive, negative, or zero.
3. RA register must be  $> 1$ .
4. RA' register can be either positive, negative, or zero.
5. (TA register  $\pm$  TA' register) must be  $> 1$ .
6. (RA register  $\pm$  RA' register) must be  $> 1$ .
7. TB register must be  $> 1$ .

**TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS**

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MOD 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A, i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MOD 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A, i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output


### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less than 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).




**asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs**

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).


**asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs**

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



asynchronous operation – more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period B. If RA, RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values for maximum ratings are with respect to VCC – .

## recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$ (see Note 2)	4.75	5	5.25	V
Supply voltage, $V_{CC-}$ (see Note 2)	-4.75	-5	-5.25	V
Digital supply voltage, $V_{DD}$ (see Note 2)	4.75	5	5.25	V
Digital ground voltage with respect to ANLG GND, DGTL GND	0			V
High-level input voltage, $V_{IH}$	2		$V_{DD} + 0.3$	V
Low-level input voltage, $V_{IL}$ (see Note 3)	-0.3		0.8	V
Load resistance at OUT+ and/or OUT-, $R_L$	300			$\Omega$
Load capacitance at OUT+ and/or OUT-, $C_L$			100	pF
MSTR CLK frequency (see Note 4)	0.075	5	10.368	MHz
Analog input amplifier common mode input voltage (see Note 5)			$\pm 1.5$	V
A/D or D/A conversion rate			19.2	kHz
Operating free-air temperature, $T_A$	TLC32040M	-55	125	
	TLC32040I	-40	85	$^{\circ}\text{C}$

- NOTES:
2. Voltages at analog inputs and outputs,  $V_{CC+}$ , and  $V_{CC-}$ , are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and  $V_{CC+}$  (DIG) are with respect to the DGTL GND terminal.
  3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.
  4. The bandpass and low-pass switched-capacitor filter responses are only guaranteed when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.
  5. This range applies when  $(\text{IN}+ - \text{IN}-)$  or  $(\text{AUX}+ - \text{AUX}-)$  equals  $\pm 6$  V.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)

total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{OH}$ High-level output voltage	$V_{DD} = 4.75\text{ V}$ , $I_{OH} = -300\text{ }\mu\text{A}$	2.4		V
$V_{OL}$ Low-level output voltage	$V_{DD} = 4.75\text{ V}$ , $I_{OL} = 2\text{ mA}$		0.4	V
$I_{CC+}$ Supply current from $V_{CC+}$			25	mA
$I_{CC-}$ Supply current from $V_{CC-}$			-25	mA
$I_{CC(\text{stdby})}$ Standby current (MSTR CLK, SHIFT CLK, or FSR SYNC in static state)			5	mA

receive amplifier input

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
A/D converter offset error (filters bypassed)			5	20	mV
A/D converter offset error (filters in)			50	140	mV
CMRR Common-mode rejection ratio at IN+, IN-, or AUX+, AUX-	See Note 6		55		
$r_I$ Input resistance at IN+, IN- or AUX IN+, AUX IN-			100		k $\Omega$

transmit filter output

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OO}$ Output offset voltage at OUT+ or OUT- (single-ended relative to ANLG GND)			50		mV
$V_{OM}$ Maximum peak output voltage swing across $R_L$ at OUT+ or OUT- (single-ended)	$R_L \geq 300\text{ }\Omega$ , Offset voltage = 0		$\pm 3$		V
$V_{OM}$ Maximum peak output voltage swing between OUT+ and OUT- (differential output)	$R_L \geq 600\text{ }\Omega$		$\pm 6$		V

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTE 6: The test condition is a 0 dBm, 1-kHz input signal with an 8-kHz conversion rate.

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)**

**specific modem specifications, SCF clock frequency = 288 kHz**

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of transmitted analog signal	single-ended	See Note 7	60	65	65	dB
	differential		60	65	65	
Attenuation of third and higher harmonics of transmitted analog signal	single-ended	See Note 7	60	65	65	dB
	differential		60	65	65	

#### gain and dynamic range

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Absolute transmit gain tracking error while transmitting into $600\ \Omega$ (see Note 8)	-50 to 0 dBm signal range		$\pm 1.0$		dB
Absolute receive gain tracking error (see Note 8)	-50 to 0 dBm signal range		$\pm 1.0$		dB

#### power supply rejection and crosstalk attenuation

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>CC+</sub> or V <sub>CC-</sub> supply voltage rejection ratio, receive channel	f = 0 to 30 kHz	Idle channel, supply signal at 200 mV p-p measured at DR (ADC output)	30	45	45	dB
	f = 30 kHz to 50 kHz		45			
V <sub>CC+</sub> or V <sub>CC-</sub> supply voltage rejection ratio, transmit channel (single-ended)	f = 0 to 30 kHz	Idle channel, supply signal at 200 mV p-p measured at OUT+	30	45	45	dB
	f = 30 kHz to 50 kHz		45			
Crosstalk attenuation, transmit-to-receive (single-ended)			80		80	dB

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 7. The test condition is a 0 dBm, 1-kHz input signal into  $600\ \Omega$  with an 8-kHz conversion rate.

8. Gain tracking is relative to the absolute gain at 1-kHz.

TLC32040M, TLC32040I  
ANALOG INTERFACE CIRCUIT

2

Data Acquisition Circuits

delay distortion, SCF clock frequency = 288 kHz, input (IN+ - IN-) is  $\pm 3\text{-V}$  sinewave

Please refer to filter response graphs for delay distortion specifications.

bandpass filter transfer function with 300-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz, input (IN+ - IN-) is a  $\pm 3\text{-V}$  sinewave (see Note 9)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Gain relative to gain at 1 kHz	Input signal reference is 0 dB	f = 100 Hz	-45	dB
		f = 150 Hz	-33	
		300 Hz $\leq$ f $\leq$ 3.4 kHz	-0.5	
		f = 4 kHz	0.5	
		f $\geq$ 4.6 kHz	-16	
			-60	

bandpass filter transfer function with 200-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz, input (IN+ - IN-) is a  $\pm 3\text{-V}$  sinewave (see Note 9)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Gain relative to gain at 1 kHz	Input signal reference is 0 dB	f = 100 Hz	-37	dB
		f = 150 Hz	-12	
		300 Hz $\leq$ f $\leq$ 3.4 kHz	-0.5	
		f = 4 kHz	0.5	
		f $\geq$ 4.6 kHz	-16	
			-60	

low-pass filter transfer function, SCF clock frequency = 288 kHz (see Note 9)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Gain relative to gain at 1 kHz	Output signal reference is 0 dB	f $\leq$ 3.4 kHz	-0.5	dB
		f = 3.6 kHz	0.5	
		f = 4 kHz	-6	
		f = 4.4 kHz	-30	
			-60	

## serial port

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -300 $\mu\text{A}$	2.4			V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 2 mA		0.4		V
I <sub>I</sub> Input current			$\pm 10$		$\mu\text{A}$
C <sub>I</sub> Input capacitance			15		pF
C <sub>O</sub> Output capacitance			15		pF

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C.

NOTE 9: The above filter specifications are guaranteed for a switched-capacitor filter clock range of 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  
 $V_{CC-} = -5\text{ V}$ ,  $V_{DD} = 5\text{ V}$

## A/D converter (2's complement output, 14-bit resolution)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Integral linearity, $f = 4.5\text{ kHz}$ to $19.2\text{ kHz}$ (See Note 10)	bit 1 thru bit 10	Sixteenth full scale	$\pm \frac{1}{2}$		bit 1
	bit 2 thru bit 11	Eighth full scale	$\pm \frac{1}{2}$		bit 2
	bit 3 thru bit 12	Quarter full scale	$\pm \frac{1}{2}$		bit 3
	bit 4 thru bit 13	Half full scale	$\pm \frac{1}{2}$		bit 4
	bit 5 thru bit 14	Full scale	$\pm \frac{1}{2}$		bit 5
Conversion rate		1	20		kHz
Signal-to-quantization distortion ratio (for input signals $> -15\text{ dBm}$ in the $300\text{ Hz}$ to $3400\text{ Hz}$ band)		60			dB
Equivalent input noise (relative to $600\text{ }\Omega$ ) at the ADC input	Inputs grounded	75			$\mu\text{V rms}$

## D/A converter (2's complement input, 14-bit resolution)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Integral linearity, $f = 4.5\text{ kHz}$ to $19.2\text{ kHz}$ (See Note 10)	bit 1 thru bit 10	Sixteenth full scale	$\pm \frac{1}{2}$		bit 1
	bit 2 thru bit 11	Eighth full scale	$\pm \frac{1}{2}$		bit 2
	bit 3 thru bit 12	Quarter full scale	$\pm \frac{1}{2}$		bit 3
	bit 4 thru bit 13	Half full scale	$\pm \frac{1}{2}$		bit 4
	bit 5 thru bit 14	Full scale	$\pm \frac{1}{2}$		bit 5
Settling time		10			$\mu\text{s}$
Conversion time		1	20		kHz

## noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
Transmit noises	DX input = 00000000000000, constant input code	125		$\mu\text{V rms}$
		250		$\mu\text{V rms}$
Receive noise (see Note 11)	Inputs grounded, gain = 1	150		$\mu\text{V rms}$

## timing requirements

## serial port — AIC input signals

PARAMETER	MIN	MAX	UNIT
$t_c(MCLK)$ Master clock cycle time	95		ns
$t_r(MCLK)$ Master clock rise time		10	ns
$t_f(MCLK)$ Master clock fall time		10	ns
Master clock duty cycle	42%	58%	
$t_{su}(DX)$ DX setup time before SCLK↓	20		ns
$t_h(DX)$ DX hold time after SCLK↓		$t_c(SCLK)/2$	ns

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTES: 10. Integral linearity for the A/D and D/A converters is guaranteed over the conversion frequency range of  $4.5\text{ kHz}$  to  $19.2\text{ kHz}$ . Over this range the slew rates of the A/D and D/A converters' sample-and-hold circuits are adequate to guarantee the above integral linearity specifications.

11. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.

TLC32040M, TLC32040I  
ANALOG INTERFACE CIRCUIT


operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $V_{DD} = 5\text{ V}$  (continued)

## serial port — AIC output signals

PARAMETER	MIN	MAX	UNIT
$t_c(SCLK)$ Shift clock (SCLK) cycle time	38		ns
$t_f(SCLK)$ Shift clock (SCLK) fall time		50	ns
$t_r(SCLK)$ Shift clock (SCLK) rise time		50	ns
Shift clock (SCLK) duty cycle	45	55	%
$t_d(CH-FI)$ Delay from SCLK↑ to FSR/FSX↓		90	ns
$t_d(CH-FH)$ Delay from SCLK↑ to FSR/FSK↓		90	ns
$t_d(CH-DR)$ DR valid after SCLK↑		90	ns
$t_{dw}(CH-EL)$ Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
$t_{dw}(CH-EH)$ Delay from SCLK↑ to EODX/EODR↓ in byte mode		90	ns
$t_f(EODX)$ EODX fall time		15	ns
$t_f(EODR)$ EODR fall time		15	ns
$t_{db}(CH-EL)$ Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
$t_{db}(CH-EH)$ Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns

## analog input signal required for full-scale A/D conversion

INPUT CONFIGURATIONS	CONTROL REGISTER BITS		ANALOG INPUT	A/D CONVERSION RESULT
	d6	d7		
Differential configuration Analog input = $IN_+ - IN_-$ = $AUX_+ - AUX_-$	1	1	$\pm 6\text{ V}$	full-scale
	0	0	$\pm 3\text{ V}$	full-scale
	1	0	$\pm 1.5\text{ V}$	full-scale
	0	1	$\pm 3\text{ V}$	half-scale
Single-ended configuration Analog input = $IN_+ - ANLG\text{ GND}$ = $AUX_+ - ANLG\text{ GND}$	1	1	$\pm 3\text{ V}$	full-scale
	0	0	$\pm 3\text{ V}$	full-scale
	1	0	$\pm 3\text{ V}$	full-scale
	0	1	$\pm 1.5\text{ V}$	full-scale



$$R_{fb} = R \text{ for } d_6 = 1, d_7 = 1$$

$$d_6 = 0, d_7 = 0$$

$$R_{fb} = 2R \text{ for } d_6 = 1, d_7 = 0$$

$$R_{fb} = 4R \text{ for } d_6 = 0, d_7 = 1$$

FIGURE 1. IN+ AND IN- GAIN CONTROL CIRCUITRY




FIGURE 2. AUXILIARY INPUT CIRCUITRY

**sin x/x correction section**

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

**sin x/x roll-off for a zero-order hold function**

The sin x/x roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.


TABLE 2. sin x/x ROLL-OFF

$f_s$ (Hz)	$20 \log \frac{\sin \pi f/f_s}{\pi f/f_s}$ ( $f = 3000$ Hz) (dB)
7200	-2.64
8000	-2.11
9600	-1.44
14400	-0.63
19200	-0.35

Note that the actual AIC sin x/x roll-off will be slightly less than the above figures, because the AIC has less than a 100 percent duty cycle hold interval.

### correction filter

To compensate for the  $\sin x/x$  roll-off of the AIC, the first-order correction filter, which is shown below, is recommended.



The difference equation for this correction filter is:

$$y_{i+1} = p_2(1-p_1)(u_{i+1}) + p_1 y_i$$

where the constant  $p_1$  determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p_2^2 (1-p_1)^2}{1 - 2p_1 \cos(2\pi f/f_s) + p_1^2}$$

**correction results**

Table 3 below shows the optimum p values and the corresponding correction results for 8000 Hz and 9600 Hz sampling rates.

TABLE 3

f (Hz)	ERROR (dB)	ERROR (dB)
	$f_s = 8000$ Hz	$f_s = 9600$ Hz
	$p1 = -0.14813$	$p1 = -0.1307$
	$p2 = 0.9888$	$p2 = 0.9951$
300	-0.099	-0.043
600	-0.089	-0.043
900	-0.054	0
1200	-0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	-0.043

**TMS320 software requirements**

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where Y is the filter state and U is the next I/O sample. With the assumption that TMS processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:


```
ZAC
LT K2
MPY U
LTD K1
MPY Y
APAC
SACH (dma)
```

TLC32040M, TLC32040I  
ANALOG INTERFACE CIRCUIT

2

Data Acquisition Circuits

## byte-mode timing



## word-mode timing




FIGURE 3. SERIAL PORT TIMING

PRODUCT PREVIEW





FIGURE 4. TLC32010-TLC32040 INTERFACE CIRCUIT

## in instruction timing



## out instruction timing






FIGURE 5. TMS32010-TMS32040 INTERFACE TIMING




NOTES: A. Maximum relative delay (0 Hz to 600 Hz) = 125  $\mu$ s.  
 B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.  
 C. Absolute delay (600 Hz to 3000 Hz) = 700  $\mu$ s.  
 D.  $V_{CC+}$  = 5 V,  $V_{CC-}$  = -5 V, SCF clock f = 288 kHz, input =  $\pm$  3-V sinewave,  $T_A$  = 25°C.

FIGURE 6



NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.  
 B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.  
 C. Absolute delay (600 Hz to 3000 Hz) = 1230  $\mu$ s.  
 D.  $V_{CC+}$  = -5 V,  $V_{CC-}$  = -5 V, SCF clock f = 288 kHz, input =  $\pm$  3-V sinewave,  $T_A$  = 25°C.

FIGURE 7



- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.  
B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.  
C. Absolute delay (600 Hz to 3000 Hz) = 1080  $\mu$ s.  
D.  $V_{CC+} = -5$  V,  $V_{CC-} = -5$  V, SCF clock  $f = 288$  kHz, input =  $\pm$  3-V sinewave,  $T_A = 25^\circ\text{C}$ .

FIGURE 8



## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

## **Appendix C**

Explanation of  
Logic Symbols

**C**

# 3

## Display Drivers

# SN55426B, SN55427B AC PLASMA DISPLAY DRIVERS

D2520, MARCH 1979—REVISED OCTOBER 1986

- 90-V Output Swing
- CMOS-Compatible Inputs
- Quad Drivers with Independent Addressing of Each Gate for Serial or Parallel Applications
- High Data Input Impedance . . . 1 MΩ Typ
- 30-mA Clamp Diodes on Output

## description

The SN55426B and SN55427B are monolithic integrated-circuit plasma display drivers. The logic of the two drivers is complementary to permit controlled writing or erasing at a specified point on the display. The '426B noninverting pulser is normally near ground potential and is pulsed near VCC2; the '427B inverting pulser is normally near VCC2 potential and is pulsed near ground potential. The devices are designed to accept CMOS logic input signals and drive one display line per output.

There are four gates per package with individual data inputs. Additionally, each device has a strobe and a multiplex input controlling all four gates. The devices require two power supplies: the logic section power supply VCC1, and the high-voltage bias supply VCC2. VCC2 controls the magnitude of the output swing.


Each output is designed to sustain 20-milliampere switching transients on the output. Each output is also protected by source and sink clamp diodes with 30-milliampere current capability. Each device is designed to be operated at 50 kilohertz but may be operated as high as 85 kilohertz.

The multiplex and strobe inputs (inputs M and S, respectively) act on all four gates simultaneously and aid in plasma panel design.

The SN55426B and SN55427B are characterized for operation over the full military temperature range of -55°C to 125°C.


**SN55426B . . . J**  
**DUAL-IN-LINE PACKAGE**

(TOP VIEW)



**SN55427B . . . J**  
**DUAL-IN-LINE PACKAGE**

(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE

INPUTS			OUTPUTS	
A	M	S	'426B	'427B
L	X	X	L	H
X	L	X	L	H
X	X	L	L	H
H	H	H	H	L

H = high level, L = low level,



X = irrelevant

# SN55426B, SN55427B AC PLASMA DISPLAY DRIVERS

3


Display Drivers

## logic symbols<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagrams (positive logic)




POSITIVE LOGIC:  $Y = A \cdot M \cdot S$



POSITIVE LOGIC:  $Y = \overline{A} \cdot M \cdot S$

## schematics of inputs and outputs



# SN55426B, SN55427B AC PLASMA DISPLAY DRIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC1</sub> (see Note 1) . . . . .	15 V
Supply voltage, V <sub>CC2</sub> . . . . .	95 V
Input voltage, V <sub>I</sub> . . . . .	15 V
Continuous output current, I <sub>O</sub> . . . . .	20 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	800 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55426B and SN55427B chips are alloy mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage for logic section, V <sub>CC1</sub>	10	12	14	V
Supply voltage for output section, V <sub>CC2</sub>	40	70	90	V
High-level input voltage, V <sub>IH</sub>	7			V
Low-level input voltage, V <sub>IL</sub>			3	V
Strobe frequency	0		85	kHz
Data input frequency	0	50	85	kHz
Duration of strobe pulse	1.5	5		μs
Operating free-air temperature, T <sub>A</sub>	-55		125	°C

## electrical characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 70 V, T<sub>A</sub> = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
	V <sub>OH</sub>	V <sub>IL</sub>				
V <sub>OH</sub> High-level output voltage	V <sub>IH</sub> = 7 V,	I <sub>O</sub> = -1 mA	V <sub>CC2</sub> -4	V <sub>CC2</sub> -1	V <sub>CC2</sub> -8	V <sub>CC2</sub> -1.8
	V <sub>IL</sub> = 3 V	I <sub>O</sub> = -15 mA				
V <sub>OL</sub> Low-level output voltage	V <sub>IH</sub> = 7 V,	I <sub>O</sub> = 1 mA	2	4	3.5	V
	V <sub>IL</sub> = 3 V	I <sub>O</sub> = 15 mA				
V <sub>OK</sub> Output clamp voltage	Output high,	I <sub>O</sub> = 30 mA	V <sub>CC2</sub> +0.8	V <sub>CC2</sub> +2	-0.9	V
	Output low,	I <sub>O</sub> = -30 mA				
I <sub>IH</sub> High-level input current	A M, S	V <sub>IH</sub> = 12 V	12	60	50	μA
I <sub>CC1</sub> Supply current, logic section	V <sub>CC1</sub> = 12 V,	All inputs at 12 V	10	15	1.1	mA
	V <sub>CC2</sub> = 90 V, No load	All outputs high				
I <sub>CC1(av)</sub> Average supply current, logic section	t <sub>w</sub> = 5 μs, No load	All outputs low	0.1	0.6	10	mA
I <sub>CC2(av)</sub> Average supply current, output section	t <sub>w</sub> = 5 μs, No load		1.3	mA	1.3	mA

† All typical values are at 25°C.


## switching characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 70 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 20 pF, R <sub>L</sub> = 100 kΩ,	0.7	1.2		μs
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	See Figure 1	0.3	0.8		μs

# SN55426B, SN55427B AC PLASMA DISPLAY DRIVERS

## PARTICLE MEASUREMENT INFORMATION

### 3 Display Drivers



NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , PRR  $\leq 50$  kHz,  $t_w = 5 \mu s$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

# SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

D2355, OCTOBER 1972—REVISED SEPTEMBER 1986

## QUAD SEGMENT DRIVER AND HEX DIGIT DRIVER FOR INTERFACING BETWEEN MOS AND LIGHT-EMITTING-DIODE (LED) DISPLAYS

- 50-mA Source or Sink Capability ('491, '491A)
- 250-mA Sink Capability ('492, '492A)
- Rated for 10-V Operation ('491, '492)
- Rated for 20-V Operation ('491A, '492A)
- Low Input Current for MOS Compatability
- Low Standby Power
- High-Gain Darlington Circuits

### description


The SN75491, SN75491A, SN75492, and SN75492A are monolithic integrated circuits designed to be used together with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays. This time-multiplexed system, which uses a segment-address-and-digit-scan method of LED drive, minimizes the number of drivers required.

The SN75491 and SN75491A are quadruple segment drivers. The SN75492 and SN75492A are hex digit drivers. The SN75491 and SN75492 are characterized for operation to 10 volts. The SN75491A and SN75492A are characterized for operation to 20 volts.


The SN75491, SN75491A, SN75492, and SN75492A are characterized for operation from 0°C to 70°C.

### logic diagram (each driver)


SN75491, SN75491A




SN75492, SN75492A



SN75491, SN75491A  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)




SN75492, SN75492A  
N DUAL-IN-LINE PACKAGE  
(TOP VIEW)




### logic symbols<sup>†</sup>

SN75491, SN75491A



SN75492, SN75492A





<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

3

Display Drivers

## schematics



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN75491	SN75491A	SN75492	SN75492A	UNIT
Input voltage range (see Notes 1 and 2)	-5 V to V <sub>SS</sub>	-5 V to V <sub>SS</sub>	-5 V to V <sub>SS</sub>	-5 V to V <sub>SS</sub>	
Collector (output) voltage, V <sub>C</sub>	10	20	10	20	V
Collector (output)-to-input voltage	10	20	10	20	V
Emitter-to-ground voltage (V <sub>E</sub> ≥ 5 V)	10	20			V
Emitter-to-input voltage	5	5			V
Voltage at V <sub>SS</sub> terminal with respect to any other device terminal	10	20	10	20	V
Collector (output) current, I <sub>C</sub>	Each collector (output)	50	50	250	mA
	All collectors (outputs)	200	200	600	
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	875	875	875	875	mW
Operating free-air temperature range	0 to 70	0 to 70	0 to 70	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260	260	260	260	°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. The input is the only device terminal that may be negative with respect to ground.

3. For operation at 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. For these devices in the N package, use the 7-mW/°C curve.

'491, '491A electrical characteristics, V<sub>SS</sub> = 10 V for SN75491, V<sub>SS</sub> = 20 V for SN75491A, T<sub>A</sub> = 0°C to 70°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
	Input = 8.5 V through 1 kΩ, V <sub>E</sub> = 5 V, I <sub>C</sub> = 50 mA, T <sub>A</sub> = 25°C	0.9 1.2				
V <sub>CE(on)</sub> On-State collector-emitter voltage	Input = 8.5 V through 1 kΩ, V <sub>E</sub> = 5 V, I <sub>C</sub> = 50 mA	1.5				V
I <sub>C(off)</sub> Off-state collector current	V <sub>C</sub> = V <sub>SS</sub> , V <sub>E</sub> = 0, I <sub>I</sub> = 40 μA	100				μA
	V <sub>C</sub> = V <sub>SS</sub> , V <sub>E</sub> = 0, V <sub>I</sub> = 0.7 V	100				
I <sub>I</sub> Input current at maximum input voltage	V <sub>I</sub> = V <sub>SS</sub> , V <sub>E</sub> = 0, I <sub>C</sub> = 20 mA	'491 '491A	2.2 3.3		6.5	mA
	V <sub>I</sub> = 0, V <sub>E</sub> = 5 V, I <sub>C</sub> = 0	4.7	4.7 6.5			
I <sub>E</sub> Emitter reverse current	V <sub>I</sub> = 0, V <sub>E</sub> = 5 V, I <sub>C</sub> = 0	100	100	μA		
I <sub>SS</sub> Current into V <sub>SS</sub> terminal			1			mA

†All typical values are at T<sub>A</sub> = 25°C.

**SN75491, SN75491A, SN75492, SN75492A  
MOS-TO-LED DRIVERS**

'492, '492A electrical characteristics,  $V_{SS} = 10\text{ V}$  for SN75492,  $V_{SS} = 20\text{ V}$  for SN75492A,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OL}$ Low-level output voltage	Input = 6.5 V through 1 k $\Omega$ , $I_{OL} = 250\text{ mA}$ , $T_A = 25^\circ\text{C}$	0.9	1.2		v
	Input = 6.5 V through 1 k $\Omega$ , $I_{OL} = 250\text{ mA}$ , $V_{OH} = V_{SS}$ , $V_I = 40\text{ }\mu\text{A}$	1.5			
$I_{OH}$ High-level output current	$V_{OH} = V_{SS}$ , $V_I = 0.5\text{ V}$	200			$\mu\text{A}$
	$V_{OH} = V_{SS}$ , $V_I = 0.5\text{ V}$	200			
$I_I$ Input current at maximum input voltage	$V_I = V_{SS}$ , $I_{OL} = 20\text{ mA}$	'492	2.2	3.3	mA
$I_{SS}$ Current into $V_{SS}$ terminal		'492A	4.7	6.5	mA
			1	1	mA




<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

**SN75491, SN75491A switching characteristics,  $V_{SS} = 7.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output (collector)	$V_{IH} = 4.5\text{ V}$ , $V_E = 0$ , $R_L = 200\text{ }\Omega$ , $C_L = 15\text{ pF}$	100			ns
$t_{PHL}$ Propagation delay time, high-to-low-level output (collector)	$R_L = 200\text{ }\Omega$ , $C_L = 15\text{ pF}$	20			ns

**SN75492, SN75492A switching characteristics,  $V_{SS} = 7.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$V_{IH} = 7.5\text{ V}$ , $R_L = 39\text{ }\Omega$	300			ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 15\text{ pF}$	30			ns

**PARAMETER MEASUREMENT INFORMATION**
**SN75491, SN75491A**

**SN75492, SN75492A**

**VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50\text{ }\Omega$ , PRR  $\leq 100\text{ kHz}$ ,  $t_w = 1\text{ }\mu\text{s}$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. PROPAGATION DELAY TIMES**

# SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

## TYPICAL CHARACTERISTICS

3

Display Drivers




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

## SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

### TYPICAL APPLICATION DATA

Figure 9 is an example of time multiplexing the individual digits in a display to minimize circuitry. Up to twelve digits, each of which use a seven-segment display with decimal point, may be displayed using only two SN75491 and two SN75492 drivers.




FIGURE 9. INTERFACING BETWEEN MOS CALCULATOR CIRCUIT  
AND LED MULTI-DIGIT DISPLAY

## SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

### TYPICAL APPLICATION DATA




FIGURE 10. QUAD OR HEX RELAY DRIVER




FIGURE 11. QUAD OR HEX LAMP DRIVER




FIGURE 12. MOS-TO-TTL LEVEL SHIFTER





FIGURE 13. QUAD HIGH-CURRENT N-P-N  
TRANSISTOR DRIVER



NOTE A: This circuit may be used as a digit driver for common-mode LED displays.

FIGURE 14. QUAD OR HEX HIGH-CURRENT  
P-N-P TRANSISTOR DRIVER




FIGURE 15. BASE/EMITTER SELECT N-P-N  
TRANSISTOR DRIVER

# SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

3

Display Drivers

## TYPICAL APPLICATION DATA




FIGURE 16. STROBED "NOR" DRIVER





FIGURE 17. SN75491/SN75491A USED AS AN INTERFACE CIRCUIT BETWEEN THE BALANCED 30-MHz OUTPUT OF AN RF AMPLIFIER AND A COAXIAL CABLE

- Low Input Current for MOS Compatibility
  - Low Voltage Operation
  - Low Standby Power
  - Display Blanking Capability
  - 250-mA Sink Capability
  - Low-Voltage Saturating Outputs
  - High-Gain Circuits

#### **description**


The SN75494 is designed to be used as an interface between MOS integrated circuits and LEDs in serially addressed multidigit displays. This device is similar in operation to the SN75492, but has several advantages over the earlier circuit. The SN75494 can be operated at lower supply voltages therefore, reducing power consumption. The enable (*E*) input is used as a blanking input.

### logic symbol<sup>t</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



## schematic



NOTES: A. The  $V_{SS}$  terminal must be connected to the most positive voltage that is applied to the device.  
B. Resistor values shown are nominal and in ohms.

# SN75494

## HEX MOS-TO-LED DIGIT DRIVERS

3

Display Drivers

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	10 V
Supply voltage, V <sub>SS</sub> (see Note 2) . . . . .	10 V
Input voltage . . . . .	V <sub>SS</sub>
Off-state output voltage . . . . .	10 V
Continuous output current (each driver) . . . . .	250 mA
Continuous V <sub>DD</sub> current . . . . .	600 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	800 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3.2	8.8	V
Supply voltage, V <sub>SS</sub>		6.5	8.8	V
Operating free-air temperature, T <sub>A</sub>		0	70	°C

### electrical characteristics, V<sub>CC</sub> = 8.8 V, V<sub>SS</sub> = 8.8 V, T<sub>A</sub> = 0°C to 70°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
I <sub>I</sub>	A input	A at 8.8 V, E at 8.8 V V <sub>CC</sub> = 3.2 V, A at 8.8 V, E to 8.8 V thru 100 kΩ	2	3	1.8	mA
	E input	V <sub>CC</sub> = 3.2 V, E at 8.8 V	1.6	2.5		
I <sub>O(off)</sub>	Off-state output current (from Y to V <sub>DD</sub> )	A to 8.8 V thru 100 kΩ, E at 0 V, Y at 10 V	1	200	1	μA
		A at 8.8 V, E to 6.5 V thru 1 kΩ, Y at 10 V	1	100		
V <sub>O(on)</sub>	On-state output voltage	V <sub>CC</sub> = 3.2 V, V <sub>SS</sub> = 6.5 V, A to 6.5 V thru 1 kΩ, E to 8.8 V thru 100 kΩ, I <sub>OL</sub> = 250 mA	0.25	0.4		V
I <sub>CC</sub>	Current into V <sub>CC</sub> terminal	One A input to 8.8 V thru 100 kΩ, E at 0 V, All other A inputs at 0 V	10	500	60	μA
		One A input at 8.8 V, E to 6.5 V thru 1 kΩ, All other A inputs at 0 V	60	500		
		One A input at 8.8 V, E at 0 V, All other A inputs at 0 V	11	20		mA
I <sub>SS</sub>	Current into V <sub>SS</sub> terminal	V <sub>CC</sub> = 3.2 V, E at 0 V, All A inputs at 0 V	10	500		μA

† All typical values are at T<sub>A</sub> = 25°C.

NOTES: 1. Voltage values are with respect to the most negative device terminal, V<sub>DD</sub>, unless otherwise noted.

2. No other terminal on the device may be more positive than V<sub>SS</sub>.

3. For operation above 25°C free-air temperature, derate linearly from 800 mW at 63°C to 736 mW at 70°C at the rate of 9.2 mW/°C.

- Controls 32 Electrodes
  - 100-V Totem-Pole Outputs
  - Low Stand-by Power Consumption
  - All Outputs Contain Sink and Source Clamp Diodes
  - 15 mA Steady-State Output Current
  - Rugged DMOS Outputs
  - CMOS Inputs
  - Dependable Texas Instruments Quality and Reliability
  - Direct Replacement for SN55500D


#### **description**

The SN55500E is a monolithic BIDFET<sup>†</sup> integrated circuit designed to perform the line select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.


The outputs of the driver are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data, S0, and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuits stand-by power consumption. All outputs contain clamp diodes to the V<sub>CC2</sub> and GND supply inputs.

The SN55500E is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

JD PACKAGE  
(TOP VIEW)




**FD PACKAGE  
(TOP VIEW)**




NC—No internal connection

<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

**logic symbol†**



**functional block diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

**FUNCTION TABLE**


FUNCTION	INPUTS				OUTPUTS							
	DATA	CLK	SELECT S1 SO	STRB	SHIFT REGISTER R1 R2 R3 ... R8				1Q1 ... 1Q8	2Q1 ... 2Q8	3Q1 ... 3Q8	4Q1 ... 4Q8
LOAD	H L	↑ ↑	X X	H	L R1 <sub>n</sub> R2 <sub>n</sub> ... R7 <sub>n</sub> H R1 <sub>n</sub> R2 <sub>n</sub> ... R7 <sub>n</sub>			L ... L L ... L	L ... L L ... L	L ... L L ... L	L ... L L ... L	L ... L L ... L
STROBE	X X X H X H X H	X X L L H L H H	H L L H L L H H	H L L L L L L L	R1 <sub>n</sub> R2 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub> R1 <sub>n</sub> R2 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub> R1 <sub>n</sub> R2 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub> R1 <sub>n</sub> R2 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub>			R1 ... R8 L ... L R1 ... R8 L ... L	L ... L L ... L R1 ... R8 L ... L	L ... L L ... L L ... L L ... L	L ... L L ... L L ... L R1 ... R8	L ... L L ... L L ... L L ... L

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.


R1 ... R8 = levels currently at internal outputs of shift registers one through eight, respectively.

R1<sub>n</sub> ... R8<sub>n</sub> = levels at outputs R1 through R8 respectively, before the most recent ↑ transition of the clock.

**typical operating sequence**



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1) . . . . .	13.8 V
Supply voltage, VCC2 . . . . .	100 V
Input voltage . . . . .	VCC1+0.3 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	1825 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Case temperature for 60 seconds: FD package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JD package . . . . .	300°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
FD	1825 mW	14.6 mW/°C	25°C
JD	1825 mW	22 mW/°C	67°C

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		10.8	12	13.2	V
Supply voltage, $V_{CC2}$		0		100	V
High-level input voltage, $V_{IH}$ , as a percentage of $V_{CC1}$		75%			
Low-level input voltage, $V_{IL}$ , as a percentage of $V_{CC1}$				25%	
High-level output clamp current				20	mA
Low-level output clamp current				-20	mA
Clock frequency, $f_{clock}$ (see Figure 2)		0	8		MHz
Duration of high or low clock pulse, $t_W$		62			ns
Setup time, $t_{SU}$	Data inputs before clock↑	20			
	Select inputs before strobe↑	50			ns
Hold time, $t_H$	Data inputs after clock↑ (see Note 3)	50			
	Strobe input high after clock↑	50			ns
	Select inputs after strobe↑	50			
Operating free-air temperature, $T_A$		-55			°C
Operating case temperature, $T_C$				125	°C

NOTE 3: For operation above 25 °C junction temperature, refer to Figure 2.

**electrical characteristics over recommended operating temperature range (unless otherwise noted)**


PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC1} = 12 \text{ V}$ , $I_L = -12 \text{ mA}$		-1	-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC1} = 13.2 \text{ V}$ , $V_{CC2} = 100 \text{ V}$	$I_{OH} = -1 \text{ mA}$	94	97.5	V
		$I_{OH} = -10 \text{ mA}$	92	94.5	
		$I_{OH} = -15 \text{ mA}$	90	93.5	
$V_{OL}$ Low-level output voltage	$V_{CC1} = 13.2 \text{ V}$ , $V_{CC2} = 100 \text{ V}$	$I_{OL} = 1 \text{ mA}$	0.85	2	V
		$I_{OL} = 10 \text{ mA}$	2	4	
		$I_{OL} = 15 \text{ mA}$	2.75	5	
$V_{OK}$ Output clamp voltage	$V_{CC2} = 0$	$I_O = 20 \text{ mA}$	1	2.5	V
		$I_O = -20 \text{ mA}$	-1.2	-2.5	
$I_{IH}$ High-level input current	$V_{CC1} = 13.2 \text{ V}$ , $V_I = V_{IH} \text{ min}$			1	μA
$I_{IL}$ Low-level input current	$V_{CC1} = 13.2 \text{ V}$ , $V_I = V_{IL} \text{ max}$			-1	μA
$I_{CC1}$ Supply current	$V_{CC1} = 13.2 \text{ V}$ , $V_{CC2} = 100 \text{ V}$		0.05	1	mA
$I_{CC2}$ Supply current	$V_{CC2} = 100 \text{ V}$		1	5	mA

†All typical values are at  $V_{CC} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


**switching characteristics,  $V_{CC1} = 12 \text{ V}$ ,  $V_{CC2} = 100 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{DHL}$ Delay time, high-to-low-level output from strobe input	$C_L = 30 \text{ pF}$ , See Figure 1		250	ns
$t_{DLH}$ Delay time, low-to-high-level output from strobe input			450	ns
$t_{THL}$ Transition time, high-to-low-level output			200	ns
$t_{TLH}$ Transition time, low-to-high-level output			300	ns

## PARAMETER MEASUREMENT INFORMATION



## TYPICAL CHARACTERISTICS



NOTE 4: This curve assumes a symmetrical clock pulse.

FIGURE 2

## THERMAL INFORMATION

## junction temperature formula

$$T_J = T_A + P_D R_{\theta JA}$$

$$T_J = T_C + P_D R_{\theta JC}$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE TYPE	$R_{\theta JA}$	$R_{\theta JC}$
FD 44-pin ceramic	68 °C/W	20 °C/W
JD 40-pin ceramic	45 °C/W	12 °C/W

D2471, DECEMBER 1985

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN75500A



**description**

The SN65500E and SN75500E are monolithic BIDFET<sup>†</sup> integrated circuits designed to perform the line select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.

The outputs of these drivers are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data, S0, and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuit's standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN65500E is characterized for operation from -40°C to 85°C. The SN75500E is characterized for operation from 0°C to 70°C.

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

N PACKAGE  
(TOP VIEW)FN PACKAGE  
(TOP VIEW)


NC—No internal connection

3


Display Drivers

PRODUCT PREVIEW

**logic symbol<sup>†</sup>**



**functional block diagram (positive logic)**



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the N package.

**FUNCTION TABLE**


FUNCTION	INPUTS				OUTPUTS							
	DATA	CLK	SELECT S1 S0	STRB	R1	R2	R3 ... R8	1Q1 ... 1Q8	2Q1 ... 2Q8	3Q1 ... 3Q8	4Q1 ... 4Q8	
LOAD	H L	↑ ↑	X X	H	L	R1 <sub>n</sub>	R2 <sub>n</sub> ... R7 <sub>n</sub>	L ... L L ... L	L ... L L ... L	L ... L L ... L	L ... L L ... L	
STROBE	X X X X	X H L H H	X X L L H L H H	H H L L	R1 <sub>n</sub> R1 <sub>n</sub> R1 <sub>n</sub> R1 <sub>n</sub>	R2 <sub>n</sub> R2 <sub>n</sub> R2 <sub>n</sub> R2 <sub>n</sub>	R3 <sub>n</sub> ... R8 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub> R3 <sub>n</sub> ... R8 <sub>n</sub>	L ... L R1 ... R8 L ... L L ... L	L ... L L ... L R1 ... R8 L ... L	L ... L L ... L L ... L R1 ... R8	L ... L L ... L L ... L L ... L	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.


R1 ... R8 = levels currently at internal outputs of shift registers one through eight, respectively.

R1<sub>n</sub> ... R8<sub>n</sub> = levels at shift-register outputs R1 through R8, respectively, before the most recent ↑ transition of the clock.

## typical operating sequence



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC1}$ (see Note 1) . . . . .	15 V
Supply voltage, $V_{CC2}$ . . . . .	100 V
Input voltage . . . . .	$V_{CC1} + 0.3$ V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
FN package . . . . .	1775 mW
N package . . . . .	1275 mW
Operating free-air temperature range: SN65500E . . . . .	-40°C to 85°C
SN75500E . . . . .	0°C to 70°C
Storage temperature . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .	260°C
Case temperature for 10 seconds: FN package . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
FN	1775	14.2	25°C
N	1275	10.2	25°C

**recommended operating conditions**

			SN65500E			SN75500E			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC1</sub>			10.8	12	13.2	10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>			0	100	0	0	100	0	V
High-level input voltage, V <sub>IH</sub> , as a percentage of V <sub>CC1</sub>			75%			75%			
Low-level input voltage, V <sub>IL</sub> , as a percentage of V <sub>CC1</sub>				25%			25%		
High-level output clamp current					20		20		mA
Low-level output clamp current					-20		-20		mA
Clock frequency, f <sub>CLOCK</sub> (see Figure 2)			0	/	8	0	8	MHz	
Duration of high or low clock pulse, t <sub>W</sub>			62			62			ns
Setup time, t <sub>SU</sub>	Data inputs before clock↑		20			20			ns
	Select inputs before strobe↓		50			50			
Hold time, t <sub>H</sub>	Data inputs after clock↑ (see Note 3)		50			50			ns
	Strobe input high after clock↑		50			50			
	Select inputs after strobe↑		50			50			
Operating free-air temperature, T <sub>A</sub>			-40		85	0	70		°C

NOTE 3: For operation above 25°C junction temperature, refer to Figure 2.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**


PARAMETER	TEST CONDITIONS	SN65500E			SN75500E			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC1</sub> = 12 V, I <sub>L</sub> = -12 mA		-1	-1.5		-1	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	I <sub>OH</sub> = -1 mA	94	97.5	95	97.5		V
		I <sub>OH</sub> = -10 mA	92	94.5	93	94.5		
		I <sub>OH</sub> = -15 mA	90	93.5	91	93.5		
V <sub>OL</sub> Low-level output voltage	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	I <sub>OL</sub> = 1 mA	0.85	2	0.85	2		V
		I <sub>OL</sub> = 10 mA	2	4	2	4		
		I <sub>OL</sub> = 15 mA	2.75	5	2.75	5		
V <sub>OK</sub> Output clamp voltage	V <sub>CC2</sub> = 0	I <sub>O</sub> = 20 mA	1	2.5	1	2.5		V
		I <sub>O</sub> = -20 mA	-1.2	-2.5	-1.2	-2.5		
I <sub>IH</sub> High-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>I</sub> = V <sub>IH</sub> min			1			1	µA
I <sub>IL</sub> Low-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>I</sub> = V <sub>IL</sub> max			-1			-1	µA
I <sub>CC1</sub> Supply current	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V		0.05	1	0.05	1	mA	
I <sub>CC2</sub> Supply current	V <sub>CC2</sub> = 100 V		1	5	1	3	mA	

† All typical values are at V<sub>CC1</sub> = 12 V, T<sub>A</sub> = 25°C.

**switching characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 100 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>DHL</sub> Delay time, high-to-low-level output from strobe input	C <sub>L</sub> = 30 pF, See Figure 1		250	ns
t <sub>DLH</sub> Delay time, low-to-high-level output from strobe input			450	ns
t <sub>THL</sub> Transition time, high-to-low-level output			200	ns
t <sub>TLH</sub> Transition time, low-to-high-level output			300	ns

## PARAMETER MEASUREMENT INFORMATION



LOAD TEST CIRCUIT

3

Display Drivers



NOTE A.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

**SN65500E, SN75500E  
AC PLASMA DISPLAY DRIVERS****3****Display Drivers**

NOTE 4: This curve assumes a symmetrical clock pulse..

**FIGURE 2**

---

**THERMAL INFORMATION****junction temperature formula**

$$T_J = T_A + P_D R_{\theta JA}$$

$$T_J = T_C + P_D R_{\theta JC}$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE TYPE	$R_{\theta JA}$	$R_{\theta JC}$
FN 44-pin plastic	70 $^{\circ}\text{C/W}$	22 $^{\circ}\text{C/W}$
N 40-pin plastic	97 $^{\circ}\text{C/W}$	27 $^{\circ}\text{C/W}$

# SN55501E

## AC PLASMA DISPLAY DRIVER

D2472, APRIL 1986

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN55501C,  
SN55501D

### description


The SN55501E is a monolithic BIDFET<sup>†</sup> integrated circuit designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. This device has diode-clamped CMOS inputs.

The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low will switch low when the strobe input is switched low if the sustain input is high. All other outputs remain high. When the sustain input is switched low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the sustain pulse required in the operation of an AC plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.


The SN55501E is characterized for operation over the full military temperature range of -55°C to 125°C.

<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

### JD PACKAGE (TOP VIEW)



### FD PACKAGE (TOP VIEW)



NC—No internal connection

3


Display Drivers

# SN55501E AC PLASMA DISPLAY DRIVER


3

## Display Drivers

logic symbol†



functional block diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

FUNCTION TABLE


FUNCTION	INPUTS				OUTPUTS						
	DATA	CLOCK	STROBE	SUSTAIN	R1	R2	R3...R32	SERIAL DATA	Q1	Q2	Q3...Q32
LOAD	H	↑	H	H	H	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H
	L	↑	H	H	L	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H
STROBE	X	X	H	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H
	X	H	L	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	R1	R2	R3...R32
SUSTAIN	X	X	X	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	L	L	L...L

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.


R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1<sub>n</sub>...R32<sub>n</sub> = levels at shift-register outputs R1 through R32 respectively, before the most recent ↑ transition at the Clock input.

**typical operating sequence**



**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC1</sub> (see Note 1) . . . . .	15 V
Supply voltage, V <sub>CC2</sub> . . . . .	100 V
Input voltage . . . . .	V <sub>CC1</sub> +0.3 V
Continuous total dissipation at (or below) 25°C free-air (see Note 2) . . . . .	1825 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Case temperature for 60 seconds: FD package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JD package . . . . .	300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
FD	1825 mW	14.6 mW/°C	25°C
JD	1825 mW	22 mW/°C	67°C

# SN55501E AC PLASMA DISPLAY DRIVER

3

Display Drivers

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		10.8	12	13.2	V
Supply voltage, $V_{CC2}$		0		100	V
High-level input voltage, $V_{IH}$		0.75 $V_{CC1}$			
Low-level input voltage, $V_{IL}$				0.25 $V_{CC1}$	
Peak high-level Q output current, $I_{OH}$				-20	mA
Peak low-level Q output current, $I_{OL}$				20	mA
High-level Q output clamp current, $I_{OKH}$				20	mA
Low-level Q output clamp current, $I_{OKL}$				-20	mA
Clock frequency, $f_{clock}$ , at or below, 25°C junction temperature (see Note 3)		0		8	MHz
Duration of high or low clock pulse, $t_w$		62			ns
Setup time, $t_{SU}$	Data inputs before clock↑	20			ns
	Data hold time after clock↑	50			
Hold time, $t_h$	Strobe high after clock↑	150			ns
	Strobe high after sustain↑	250			
Operating free-air temperature, $T_A$		-55			°C
Operating case temperature, $T_C$				125	

NOTE 3: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above  $T_J = 25^\circ\text{C}$ .

## electrical characteristics over recommended operating temperature range


PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$V_{CC1} = 12 \text{ V}$ ,	$I_I = 12 \text{ mA}$		-1	-1.5	V
$V_{OH}$ High-level output voltage	Q outputs	$V_{CC1} = 13.2 \text{ V}$ ,	$I_{OH} = -1 \text{ mA}$	94	97.5		V
		$V_{CC2} = 100 \text{ V}$	$I_{OH} = -10 \text{ mA}$	92	94.5		
			$I_{OH} = -15 \text{ mA}$	90	93.5		
	Serial out	$V_{CC1} = 10.8 \text{ V}$ ,	$I_{OH} = -100 \mu\text{A}$	9	10		
$V_{OL}$ Low-level output voltage	Q outputs	$V_{CC1} = 13.2 \text{ V}$ ,	$I_{OL} = 1 \text{ mA}$		0.85	2	V
		$V_{CC2} = 100 \text{ V}$	$I_{OL} = 10 \text{ mA}$		2	4	
			$I_{OL} = 15 \text{ mA}$		2.75	5	
	Serial out	$V_{CC1} = 10.8 \text{ V}$ ,	$I_{OL} = 100 \mu\text{A}$		0.1	1	
$V_{OK}$ Output clamp voltage	Q output	$V_{CC2} = 0$	$I_{OK} = 20 \text{ mA}$	1	2.5		V
$I_{IH}$ High-level input current		$V_{CC1} = 13.2 \text{ V}$ ,	$V_{IH} = V_{IH\min}$			1	$\mu\text{A}$
$I_{IL}$ Low-level input current		$V_{CC1} = 13.2 \text{ V}$ ,	$V_{IL} = V_{IL\max}$			-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$	$V_{CC1} = 13.2 \text{ V}$ ,	$V_{CC2} = 100 \text{ V}$	0.05	1		mA
$I_{CC2}$	Supply current from $V_{CC2}$	$V_{CC2} = 100 \text{ V}$	Outputs low	0.1	1		mA
			Outputs high	1	5		

<sup>†</sup> Typical values are at  $V_{CC1} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


**switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 100\text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DHL}$ high-to-low-level outputs	Strobe to Q outputs	$C_L = 30\text{ pF}$		250		ns
	Sustain to Q outputs	$C_L = 30\text{ pF}$		250		
	Clock to serial data output	$C_L = 20\text{ pF}$		147		
$t_{DLH}$ low-to-high-level outputs	Strobe to Q outputs	$C_L = 30\text{ pF}$		450		ns
	Sustain to Q outputs	$C_L = 30\text{ pF}$		450		
	Clock to serial data output	$C_L = 20\text{ pF}$		147		
$t_{THL}$	Transition time, high-to-low-level Q output	$C_L = 30\text{ pF}$		200		ns
$t_{TLH}$	Transition time, low-to-high-level Q output	$C_L = 30\text{ pF}$		300		ns

### PARAMETER MEASUREMENT INFORMATION



LOAD TEST CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Serial out waveform for internal conditions such that a low is registered in R32.

C. Serial out waveform for internal conditions such that a high is registered in R32.

D.  $Q_n$  output with a low stored in associated register  $R_n$ .

E.  $Q_n$  output with a high stored in associated register  $R_n$ .

### VOLTAGE WAVEFORMS

**FIGURE 1. SWITCHING CHARACTERISTICS**

# SN55501E AC PLASMA DISPLAY DRIVER

3

Display Drivers

## RECOMMENDED OPERATING CONDITIONS




FIGURE 2




FIGURE 3

## THERMAL CHARACTERISTICS

junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_\theta$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$
FD	68°C/W	20°C/W
JD	45°C/W	12°C/W

# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

D2472, MARCH 1983—REVISED DECEMBER 1985

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN75501C

## description


The SN65501E and SN75501E are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.

The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low will switch low when the strobe input is switched low if the sustain input is high. All other outputs remain high. When the sustain input is switched low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the sustain pulse required in the operation of an AC plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.


The SN65501E is characterized for operation over the temperature range of -40°C to 85°C. The SN75501E is characterized for operation over the temperature range of 0°C to 70°C.

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

N PACKAGE  
(TOP VIEW)




FN PACKAGE  
(TOP VIEW)



NC—No internal connection

# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

logic symbol<sup>†</sup>




3

Display Drivers

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

functional block diagram (positive logic)



FUNCTION TABLE


FUNCTION	INPUTS				OUTPUTS							
	DATA	CLOCK	STROBE	SUSTAIN	R1	R2	R3...R32	SERIAL DATA	Q1	Q2	Q3...Q32	
LOAD	H	↑	H	H	H	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
	L	↑	H	H	L	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
STROBE	X	X	H	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
	X	H	L	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	R1	R2	R3...R32	
SUSTAIN	X	X	X	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	L	L	L...L	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1<sub>n</sub>...R32<sub>n</sub> = levels at shift-register outputs R1 through R32 respectively, before the most recent ↑ transition at the Clock input.


**typical operating sequence**



**3**

**Display Drivers**

**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC1</sub> (see Note 1) . . . . .	15 V
Supply voltage, V <sub>CC2</sub> . . . . .	100 V
Input voltage . . . . .	V <sub>CC1</sub> to 0.3 V
Continuous total dissipation at (or below) 25°C free-air (see Note 2): FN package . . . . .	1775 mW
N package . . . . .	1250 mW
Operating free-air temperature range: SN65501E . . . . .	-40°C to 85°C
SN75501E . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .	260°C
Case temperature for 10 seconds: FN package . . . . .	260°C

- NOTES: 1. All voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

**DISSIPATION DERATING TABLE**

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
FN	1775 mW	14.2 mW/°C	25°C
N	1250 mW	10.0 mW/°C	25°C

# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

3

Display Drivers

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		10.8	12	13.2	V
Supply voltage, $V_{CC2}$		0		100	V
High-level input voltage, $V_{IH}$		0.75 $V_{CC1}$			
Low-level input voltage, $V_{IL}$			0.25 $V_{CC1}$		
High-level Q output clamp current, $I_{QKH}$				20	mA
Low-level Q output clamp current, $I_{QKL}$				-20	mA
Clock frequency, $f_{clock}$ , at or below, 25°C junction temperature (see Note 3)		0		8	MHz
Duration of high or low clock pulse, $t_w$		62			ns
Setup time, $t_{su}$	Data inputs before clock↑	20			ns
	Data inputs after clock↑	50			
Hold time, $t_h$	Strobe high after clock↑	150			ns
	Strobe high after sustain↑	250			
Operating free-air temperature, $T_A$	SN65501E	-40		85	°C
	SN75501E	0		70	

NOTE 3: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above  $T_J = 25^\circ\text{C}$ .

## electrical characteristics over recommended operating free-air temperature range


PARAMETER	TEST CONDITIONS	SN65501E			SN75501E			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$ Input clamp voltage	$V_{CC1} = 12 \text{ V}$ , $I_I = 12 \text{ mA}$	-1	-1.5		-1	-1.5		V
$V_{OH}$ High-level output voltage	$V_{CC1} = 13.2 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	94	97.5		95	97.5		V
	$V_{CC2} = 100 \text{ V}$ , $I_{OH} = -10 \text{ mA}$	92	94.5		93	94.5		
	$I_{OH} = -15 \text{ mA}$	90	93.5		91	93.5		
	Serial out, $V_{CC1} = 10.8 \text{ V}$ , $I_{OH} = -100 \mu\text{A}$	9	10		9	10		
$V_{OL}$ Low-level output voltage	$V_{CC1} = 13.2 \text{ V}$ , $I_{OL} = 1 \text{ mA}$	0.85	2		0.85	2		V
	$V_{CC2} = 100 \text{ V}$ , $I_{OL} = 10 \text{ mA}$	2	4		2	4		
	$I_{OL} = 15 \text{ mA}$	2.75	5		2.75	5		
	Serial out, $V_{CC1} = 10.8 \text{ V}$ , $I_{OL} = 100 \mu\text{A}$	0.1	1		0.1	1		
$V_{OK}$ Output clamp voltage	Q output, $V_{CC2} = 0$	$I_{OK} = 20 \text{ mA}$	1	2.5		1	2.5	V
		$I_{OK} = -20 \text{ mA}$	-1.2	-2.5		-1.2	-2.5	
$I_{IH}$ High-level input current	$V_{CC1} = 13.2 \text{ V}$ , $V_{IH} = V_{IH\min}$ , $V_{CC2} = 100 \text{ V}$			1			1	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC1} = 13.2 \text{ V}$ , $V_{IL} = V_{IL\max}$ , $V_{CC2} = 100 \text{ V}$			-1			-1	$\mu\text{A}$
$I_{CC1}$ Supply current from $V_{CC1}$	$V_{CC1} = 13.2 \text{ V}$ , $V_{CC2} = 100 \text{ V}$	0.05	1		0.05	1		mA
$I_{CC2}$ Supply current from $V_{CC2}$	$V_{CC2} = 100 \text{ V}$	1	5		1	3		mA

<sup>†</sup>Typical values are at  $V_{CC1} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


switching characteristics,  $V_{CC1} = 12$  V,  $V_{CC2} = 100$  V,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DHL}$	Delay time, high-to-low- level outputs	Strobe to Q outputs	$C_L = 30 \text{ pF}$		250	ns
		Sustain to Q outputs	$C_L = 30 \text{ pF}$		250	
		Clock to serial data output	$C_L = 20 \text{ pF}$		147	
$t_{DLH}$	Delay time, low-to-high- level outputs	Strobe to Q outputs	$C_L = 30 \text{ pF}$		450	ns
		Sustain to Q outputs	$C_L = 30 \text{ pF}$		450	
		Clock to serial data output	$C_L = 20 \text{ pF}$		147	
$t_{THL}$	Transition time, high-to-low-level Q output		$C_L = 30 \text{ pF}$		200	ns
$t_{TLH}$	Transition time, low-to-high-level Q output		$C_L = 30 \text{ pF}$		300	ns

## PARAMETER MEASUREMENT INFORMATION



## LOAD TEST CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Serial out waveform for internal conditions such that a low is registered in R32.

C. Serial out waveform for internal conditions such that a high is registered in R32.

D. Q<sub>n</sub> output with a low stored in associated register R<sub>n</sub>.

E.  $Q_p$  output with a high stored in associated register  $R_p$ .

## VOLTAGE WAVEFORMS

### FIGURE 1. SWITCHING CHARACTERISTICS

# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3

## THERMAL CHARACTERISTICS

### junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_\theta$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$
FN	70 °C/W	22 °C/W
N	100 °C/W	27 °C/W

- Controls 32 Electrodes
  - Very Low Steady-State Power Consumption
  - Rugged DMOS Outputs
  - CMOS-Compatible Inputs
  - Dependable Texas Instruments Quality and Reliability


### **description**

The SN65508 and SN75508 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. All inputs are CMOS compatible and all outputs are totem-pole DMOS structures.

If the strobe input is at a high logic level, all outputs are high. When the strobe input goes low, any output whose associated register bit contains a low will go low. All outputs whose associated register bit contains a high will remain high. When the reset input is low, all register bits are low. In this condition, all outputs will go low when the strobe input goes low. The serial data output from the shift register may be used to cascade additional devices. This output is not affected by the Strobe input.


The SN65508 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75508 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**FN PACKAGE**  
**(TOP VIEW)**



NC – No internal connection

## logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1094 and IEC Publication 617-12.


<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process

**ADVANCE INFORMATION** documents contain information on new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


functional block diagram



typical operating sequence



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1) .....	15 V
Supply voltage, VCC2 .....	95 V
Input voltage, VI .....	-0.3 V to VCC + 0.3 V
High-level output voltage, VOH .....	95 V
High-level output current, IOH .....	-3 mA
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) .....	1700 mW
Operating free-air temperature range: SN65508 .....	-40°C to 85°C
SN75508 .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Case temperature for 10 seconds .....	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly to 1088 mW at 70°C at the rate of 13.6 mW/°C.

# SN65508, SN75508 AC PLASMA DISPLAY DRIVERS

ADVANCE  
INFORMATION

3

Display Drivers

ADVANCAE INFORMATION

## recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		7.65	9.35	V
Supply voltage, V <sub>CC2</sub>		V <sub>CC1</sub>	90	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC1</sub> = 9.35 V	7	V <sub>CC1</sub>	V
	V <sub>CC1</sub> = 7.65 V	5.75	V <sub>CC1</sub>	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 9.35 V	0	2.3	V
	V <sub>CC1</sub> = 7.65 V	0	1.9	
Output current, I <sub>O</sub> ( $t_w \leq 1 \mu s$ )		80	mA	
Clock frequency, f <sub>clock</sub>		4	MHz	
Setup time, data before clock↓, t <sub>su</sub>		100	ns	
Hold time, data after clock↓, t <sub>h</sub>		62	ns	
Pulse duration, clock high or low, t <sub>wCLK</sub>		125	ns	
Operating free-air temperature, T <sub>A</sub>	SN65508	-40	85	°C
	SN75508	0	70	

electrical characteristics over recommended operating free-air temperature range, V<sub>CC1</sub> = 9.35 V, V<sub>CC2</sub> = 90 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub> High-level output voltage	Q outputs	V <sub>CC1</sub> = 7.65 V, I <sub>OH</sub> = -3 mA	83	87	V
	Serial output	V <sub>CC1</sub> = 7.65 V, I <sub>OH</sub> = -50 μA	6.8	7.65	
V <sub>OL</sub> Low-level output voltage	Q outputs	V <sub>CC1</sub> = 7.65 V, I <sub>OL</sub> = 10 mA	1.4	2.4	V
	Serial output	V <sub>CC1</sub> = 7.65 V, I <sub>OL</sub> = 50 μA	0	0.8	
V <sub>OK</sub> Output clamp voltage		V <sub>CC2</sub> = 0   I <sub>O</sub> = 100 mA, t <sub>w</sub> ≤ 1 μs   I <sub>O</sub> = -100 mA, t <sub>w</sub> ≤ 1 μs	2.5	-2.7	V
I <sub>IH</sub> High-level input current		V <sub>I</sub> = 9.35 V	1	μA	
I <sub>IL</sub> Low-level input current		V <sub>I</sub> = 0.4 V	-1	μA	
I <sub>OS</sub> Short-circuit output current		V <sub>O</sub> = 0	-20	mA	
I <sub>CC1</sub> Supply current from V <sub>CC1</sub>			500	μA	
I <sub>CC2</sub> Supply current from V <sub>CC2</sub>	Output high		500	μA	
	Output low		8.5	mA	

switching characteristics, V<sub>CC1</sub> = 7.65 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
t <sub>wRSTL</sub>	Pulse duration, reset low		125		ns
t <sub>d1</sub>	Delay time, V <sub>CC2</sub> to Q outputs (10%–10%)	R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF	800	ns	
t <sub>d2</sub>	Delay time, V <sub>CC2</sub> to Q outputs (90%–90%)	R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF	800	ns	

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. VOLTAGE WAVEFORMS FOR OUTPUT DELAY TIMES



# SN65509, SN75509 AC PLASMA DISPLAY DRIVERS

D2923, DECEMBER 1985—REVISED OCTOBER 1986

- Controls 32 Electrodes
- Very Low Steady-State Power Consumption
- Rugged DMOS Outputs
- CMOS-Compatible Inputs
- Dependable Texas Instruments Quality and Reliability

## description

The SN65509 and SN75509 are monolithic BIDFET<sup>†</sup> integrated circuits designed to perform the line-select operation of a matrix-addressable display. All inputs are CMOS compatible and all outputs are totem-pole DMOS structures.

The 8-bit data stored internally in the serial register is transferred to one of four output sections selected by the last two bits entered into the 10-bit shift register. All 24 unselected outputs will remain at the high level while the state of the eight selected outputs will be set by the corresponding data in the shift register. VCC2 can be used as an output strobe as shown in typical operating sequence.

The SN65509 is characterized for operation from -40°C to 85°C. The SN75509 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUT BITS								OUTPUTS					
FIRST ENTERED								LAST ENTERED					
D8	D7	D6	D5	D4	D3	D2	D1	S1	S0	4Q8-4Q1	3Q8-3Q1	2Q8-2Q1	1Q8-1Q1
◀	▶	D8-D1	◀	▶	L	L		All H		All H	All H	All H	D8-D1
◀	▶	D8-D1	◀	▶	L	H		All H		All H	D8-D1	All H	All H
◀	▶	D8-D1	◀	▶	H	L		All H		D8-D1	All H	All H	All H
◀	▶	D8-D1	◀	▶	H	H		D8-D1		All H	All H	All H	All H


<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process

# SN65509, SN75509 AC PLASMA DISPLAY DRIVERS

3


Display Drivers

logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



## **SN65509, SN75509 AC PLASMA DISPLAY DRIVERS**


### **typical operating sequence**



3

Display Drivers

### **schematic of inputs and outputs**



# **SN65509, SN75509 AC PLASMA DISPLAY DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly to 1088 mW at 70°C at the rate of 13.6 mW/°C.

#### **recommended operating conditions**

		MIN	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		8	11.4	V
Supply voltage, V <sub>CC2</sub>		V <sub>CC1</sub>	90	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC1</sub> = 11.4 V	8.5	V <sub>CC1</sub>	V
	V <sub>CC1</sub> = 8 V	6	V <sub>CC1</sub>	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 11.4 V	0	2.9	V
	V <sub>CC1</sub> = 8 V	0	2	
Output current, I <sub>O</sub> (t <sub>w</sub> ≤ 1 μs)			80	mA
Clock frequency, f <sub>clock</sub>			3.1	MHz
Setup time, data before clock↓, t <sub>su</sub>		100		ns
Hold time, data after clock↓, t <sub>h</sub>		100		ns
Pulse duration, clock high or low, t <sub>wCLK</sub>		161		ns
Operating free-air temperature, T <sub>A</sub>	SN65509	-40	85	°C
	SN75509	0	70	

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 11.4$  V,  $V_{CC2} = 90$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	V <sub>CC1</sub> = 8 V,	I <sub>OH</sub> = -3 mA	83	87	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC1</sub> = 8 V,	I <sub>OL</sub> = 20 mA	1.4	2.4	V
V <sub>OK</sub>	Output clamp voltage	V <sub>CC2</sub> = 0	I <sub>O</sub> = 100 mA, t <sub>w</sub> ≤ 1 μs I <sub>O</sub> = -100 mA, t <sub>w</sub> ≤ 1 μs	-	2.5 -2.7	V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 11.4 V		1		μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V		-1		μA
I <sub>OS</sub>	Short-circuit output current	V <sub>O</sub> = 0		-20		mA
I <sub>CC1</sub>	Supply current from V <sub>CC1</sub>			500		μA
I <sub>CC2</sub>	Supply current from V <sub>CC2</sub>	All outputs high		500		μA
		Eight outputs low		5		mA

switching characteristics,  $V_{CC1} = 8\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{d1}$ Delay time, $V_{CC2}$ to Q outputs (10% - 10%)	$R_L = 100\text{ k}\Omega$ , $C_L = 100\text{ pF}$		800	ns
$t_{d2}$ Delay time, $V_{CC2}$ to Q outputs (90% - 90%)	$R_L = 100\text{ k}\Omega$ , $C_L = 100\text{ pF}$		800	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. VOLTAGE WAVEFORMS FOR OUTPUT DELAY



# SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS

D2654, DECEMBER 1985

- Each Device Drives 12 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- TTL-Compatible Inputs
- Latches on All Driver Outputs


## description

The SN65512B and SN75512B are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.


All device inputs are diode-clamped p-n-p inputs and will assume a high logic level when open-circuited. The nominal input threshold is 1.5 volts. Outputs are totem-pole structures formed by an n-p-n emitter follower and double-diffused MOS (DMOS) transistors.

The device consists of a 12-bit shift register, 12 latches, and 12 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the Clock. When high, the Latch Enable input transfers the shift register contents to the outputs of the 12 latches. The active-low strobe input enables all Q outputs. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Strobe inputs.

The SN65512B is characterized for operation from -40°C to 85°C. The SN75512B is characterized for operation from 0°C to 70°C.



## logic symbol‡



‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>†</sup> BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1985, Texas Instruments Incorporated

# SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS

3

Display Drivers

functional block diagram (positive logic)



FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R12	LATCHES LC1 THRU LC12	OUTPUTS	
	CLOCK	LATCH ENABLE	STROBE			SERIAL	Q1 THRU Q12
LOAD	↑ Not	X	X	Load and shift <sup>†</sup> No change	Determined by Latch Enable <sup>‡</sup> Determined by Latch Enable <sup>‡</sup>	R12	Determined by Strobe
LATCH	X	L	X	As determined above	Stored data	R12	Determined by Strobe
	X	H	X	As determined above	New data	R12	Determined by Strobe
STROBE	X	X	H	As determined above	Determined by Latch Enable <sup>‡</sup>	R12	All L
	X	X	L	As determined above	Determined by Latch Enable <sup>‡</sup>	R12	LC1 thru LC12, respectively


H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

<sup>†</sup>R12 takes on the state of R11, R11 takes on the state of R10, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.



<sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

# SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS

## typical operating sequence



## schematics of inputs and outputs



# **SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 9.0 mW/°C and the N package at the rate of 9.2 mW/°C.

#### **recommended operating conditions**

		SN65512B	SN75512B		UNIT	
		MIN	MAX	MIN	MAX	
Supply voltage, V <sub>CC1</sub>		5	15	5	15	V
Supply voltage, V <sub>CC2</sub>		0	60	0	60	V
High-level input voltage, V <sub>IH</sub>		2		2		V
Low-level input voltage, V <sub>IL</sub>			0.8		0.8	V
High-level output current, I <sub>OH</sub>			-25		-25	mA
Low-level output current, I <sub>OL</sub>	V <sub>CC1</sub> = 10 V		5		5	mA
Clock frequency, f <sub>CLOCK</sub>	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	0	4	0	4	MHz
	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	0	1	0	1	
Pulse duration, clock high or low, t <sub>w</sub>	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	100		100		ns
	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	500		500		
Setup time, data before clock↑, t <sub>su</sub> (see Figure 1)	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	100		100		ns
	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	250		250		
Hold time, data after clock↑, t <sub>h</sub> (see Figure 1)	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	50		50		ns
	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	250		250		
Operating free-air temperature, T <sub>A</sub>		-40	85	0	70	°C

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC2} = 60$  V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = - 12 mA			- 1.5	V
V <sub>OH</sub> High-level output voltage	Q outputs	I <sub>OH</sub>	= - 25 mA	57.5	58		V
	Serial output	I <sub>OH</sub>	= - 200 $\mu$ A, V <sub>CC1</sub> = 10 V	9	9.5		
V <sub>OL</sub> Low-level output voltage	Q outputs	I <sub>OL</sub>	= 5 mA, V <sub>CC1</sub> = 10 V	2.6	5		V
	Serial output	I <sub>OL</sub>	= 200 $\mu$ A, V <sub>CC1</sub> = 10 V	0.05	0.2		
I <sub>IH</sub>	High-level input current	V <sub>CC1</sub> = 15 V,	V <sub>I</sub> = 5 V	0.01	1		$\mu$ A
I <sub>IL</sub>	Low-level input current	V <sub>CC1</sub> = 15 V,	V <sub>I</sub> = 0.8 V	- 25	- 150		$\mu$ A
I <sub>CC1</sub>	Supply current from V <sub>CC1</sub>	V <sub>CC1</sub> = 15 V	V <sub>I</sub> = 5 V	80	500		$\mu$ A
I <sub>CC2</sub>	Supply current from V <sub>CC2</sub>	V <sub>CC1</sub> = 15 V	V <sub>I</sub> = 0.8 V	2	6	mA	
			All outputs high	10	100		$\mu$ A
			Strobe at 2 V	0.8	3	mA	

<sup>†</sup>All typical values are at  $V_{CC1} = 10$  V,  $T_A = 25^\circ\text{C}$ .

SN65512B, SN75512B  
VACUUM FLUORESCENT DISPLAY DRIVERS

switching characteristics,  $V_{CC1} = 10\text{ V}$ ,  $V_{CC2} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{DHL}$	$C_L = 30\text{ pF}$ , See Figure 2	300	ns	
$t_{DLH}$		300	ns	
$t_{THL}$		500	ns	
$t_{TLH}$		500	ns	

PARAMETER MEASUREMENT INFORMATION

3

Display Drivers




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. SWITCHING-TIME VOLTAGE WAVEFORMS

# 3

## Display Drivers

# SN65513B, SN75513B VACUUM FLUORESCENT DISPLAY DRIVERS

D2721, MARCH 1983—REVISED SEPTEMBER 1986

- Each Device Drives 12 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- TTL-Compatible Input
- Reset Input

## description


The SN65513B and SN75513B are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.

All device inputs are diode-clamped p-n-p inputs and will assume a high logic level when left open. The nominal input threshold is 1.5 volts. Outputs are totem-pole structures formed by n-p-n emitter follower and double-diffused MOS (DMOS) transistors.

The device consists of a 12-bit shift register and 12 output AND gates. Data is entered into the shift register on the low-to-high transition of the Clock input. The active-low strobe input enables all Q outputs. The Reset input sets the shift register contents to all lows. The serial data output from the shift register may be used to cascade additional devices. This output is not affected by the strobe input.

The SN65513B is characterized for operation from -40°C to 85°C and the SN75513B is characterized for operation from 0°C to 70°C.

## logic symbol‡



<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip—patented process.


<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1983, Texas Instruments Incorporated

# SN65513B, SN75513B VACUUM FLUORESCENT DISPLAY DRIVERS

logic diagram (positive logic)



FUNCTION TABLE


FUNCTION	INPUTS			OUTPUTS		
	RESET	CLOCK	STROBE	SHIFT REGISTERS R1 THRU R12	SERIAL	Q1 THRU Q12
LOAD	H	↑	X	Load and Shift <sup>†</sup>	R12 <sup>†</sup>	Determined by strobe
STROBE	H	No↑	H	No Change	R12	All L
	H	No↑	L	No Change	R12	R1 thru R12, respectively
RESET	L	H	X	All L	L	All L

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.

<sup>†</sup> R12 and the serial output take on the state of R11, R11 takes on the state of R10 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.


## **SN65513B, SN75513B VACUUM FLUORESCENT DISPLAY DRIVERS**

### **typical operating sequence**



3

## **schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly to 598 mW at 85°C at the rate of 9.2 mW/°C.

# SN65513B, SN75513B VACUUM FLUORESCENT DISPLAY DRIVERS

3

Display Drivers

recommended operating conditions,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, $V_{CC1}$		5	15	V
Supply voltage, $V_{CC2}$		0	60	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			25	mA
Low-level output current, $I_{OL}$	$V_{CC1} = 10\text{ V}$			5 mA
Clock frequency, $f_{clock}$	$V_{CC1} = 15\text{ V}, T_A = 25^\circ\text{C}$	0	4	MHz
	$V_{CC1} = 5\text{ V}, T_A = 25^\circ\text{C}$	0	1	
Pulse duration, clock high, $t_W$	$V_{CC1} = 15\text{ V}, T_A = 25^\circ\text{C}$	100		ns
	$V_{CC1} = 5\text{ V}, T_A = 25^\circ\text{C}$	500		
Setup time, data before clock↑ (see Figure 1), $t_{SU}$	$V_{CC1} = 15\text{ V}, T_A = 25^\circ\text{C}$	100		ns
	$V_{CC1} = 5\text{ V}, T_A = 25^\circ\text{C}$	250		
Hold time, data after clock↑ (see Figure 1), $t_H$	$V_{CC1} = 15\text{ V}, T_A = 25^\circ\text{C}$	50		ns
	$V_{CC1} = 5\text{ V}, T_A = 25^\circ\text{C}$	250		
Operating free-air temperature, $T_A$	SN65513B	-40	85	°C
	SN75513B	0	70	

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 10\text{ V}$ ,  $V_{CC2} = 60\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -12\text{ mA}$				-1.5	V
$V_{OH}$	High-level output voltage	Q outputs	$I_{OH} = -25\text{ mA}$	57.5	58		V
		Serial output	$I_{OH} = -200\text{ }\mu\text{A}$	9	9.5		
$V_{OL}$	Low-level output voltage	Q outputs	$I_{OL} = 5\text{ mA}$		2.6	5	V
		Serial output	$I_{OL} = 200\text{ }\mu\text{A}$		0.05	0.2	
$I_{IH}$	High-level input current	$V_{CC1} = 15\text{ V}, V_I = 15\text{ V}$		0.01	1		μA
$I_{IL}$	Low-level input current	$V_{CC1} = 15\text{ V}, V_I = 0\text{ V}$		-25	-150		μA
$I_{CC1}$	Supply current from $V_{CC1}$	$V_{CC1} = 15\text{ V}$ , All inputs at 5 V		0.08	0.5		mA
		$V_{CC1} = 15\text{ V}$ , All inputs at 0.8 V		2	6		
$I_{CC2}$	Supply current from $V_{CC2}$	$V_{CC1} = 15\text{ V}$ , All outputs high		0.01	0.1		mA
		$V_{CC1} = 15\text{ V}$ , Strobe at 2 V		0.8	3		


<sup>†</sup> All typical values are at  $V_{CC1} = 10\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC1} = 10\text{ V}$ ,  $V_{CC2} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$t_{DHL}$	Delay time, high-to-low-level output	$C_L = 30\text{ pF}$ , See Figure 2			300	ns
$t_{DLH}$	Delay time, low-to-high-level output				300	ns
$t_{THL}$	Transition time, high-to-low-level output				500	ns
$t_{TLH}$	Transition time, low-to-high-level output				500	ns

**SN65513B, SN75513B**  
**VACUUM FLUORESCENT DISPLAY DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS**




**FIGURE 2. SWITCHING-TIME VOLTAGE WAVEFORMS**

# 3

## Display Drivers

- Each Device Drives 12 Lines
  - 125-V Output Voltage Swing Capability
  - 25-mA Output Source Current Capability
  - High-Speed Serially Shifted Data Input
  - CMOS-Compatible Inputs
  - Latches on All Driver Outputs



#### **description**


The SN75514 is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display. All device inputs are diode-clamped CMOS compatible inputs. The outputs are totem-pole structures formed with double-diffused MOS (DMOS) transistors.

The device consists of a 12-bit shift register, a 12-bit storage register, and 12 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. On the high-to-low transition of the strobe input, data is transferred from the shift registers to the latches. When Strobe goes high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade additional devices. Serial Out is not affected by the Strobe input.


Supply voltage VCC2 and VCC3 are used to provide 25-milliamper output source current capability at acceptable static device power dissipation. In this mode of operation VCC3 should be equal to VCC2 + 10 volts. It is possible to operate this device with VCC3 = VCC2. However, the current capability will be reduced.

The SN75514 is characterized for operation from 0°C to 70°C.

## logic symbol†



### **logic diagram (positive logic)**



<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip—patented process.

<sup>‡</sup>This symbol is in accordance with ANDI/IEEE Std 91-1984 IEC Publication 617-12.

**ADVANCE INFORMATION** documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

TEXAS INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1983, Texas Instruments Incorporated


**FUNCTION TABLE**

FUNCTION	CONTROL INPUTS		SHIFT REGISTERS R1 THRU R12	LATCHES LC1 THRU LC12	OUTPUTS	
	CLOCK	STROBE			SERIAL	Q1 THRU Q12
LOAD	↑ No↑	X X	Load and shift* No change	Stored data Stored data	R12 R12	Determined by Strobe Determined by Strobe
LATCH	X X	↓ No↓	As determined above As determined above	New data Stored data	R12 R12	Determined by Strobe Determined by Strobe
STROBE	X X	H L	As determined above As determined above	Stored data Stored data	R12 R12	LC1 thru LC12, respectively All L


H = high level, L = Low level, X = irrelevant, I = low-to-high-level transition, I = high-to-low-level transition.

\*R12 takes on the state of R11, R11 takes on the state of R10 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

### typical operating sequence



### schematic of inputs and outputs



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC1</sub> (see Note 1) . . . . .	15 V
Supply voltage, V <sub>CC2</sub> . . . . .	130 V
Supply voltage, V <sub>CC3</sub> . . . . .	140 V
Supply voltage difference, V <sub>CC3</sub> –V <sub>CC2</sub> . . . . .	75 V
Input voltage . . . . .	V <sub>CC1</sub>
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package to 720 mW at 70°C at the rate of 9.0 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		5	15	15	V
Supply voltage, V <sub>CC2</sub>		0	130	130	V
Supply voltage, V <sub>CC3</sub>		V <sub>CC2</sub>	V <sub>CC2</sub> +10	V	
High-level input voltage, V <sub>IH</sub> (see Figure 1)	V <sub>CC1</sub> = 5 V	4			V
	V <sub>CC1</sub> = 15 V	11.25			
Low-level input voltage, V <sub>IL</sub> (see Figure 1)	V <sub>CC1</sub> = 5 V		1		V
	V <sub>CC1</sub> = 15 V		3.75		
High-level output current, I <sub>OH</sub> (T <sub>A</sub> = 25°C)				–25	mA
Low-level output current, I <sub>OL</sub>				2.5	mA
Clock frequency, f <sub>clock</sub> (see Figure 2)		0	7.5	MHz	
Data setup time before clock↑, t <sub>SU</sub> (see Figure 3)		150			ns
Data hold time after clock↑, t <sub>h</sub> (see Figure 3)		150			ns
Delay time, strobe low to clock high, t <sub>d</sub> (SL-CH)	V <sub>CC</sub> = 5 V	1200			ns
	V <sub>CC</sub> = 15 V	500			
Operating free-air temperature, T <sub>A</sub>		0	70	70	°C

**SN75514**  
**VACUUM FLUORESCENT DISPLAY DRIVER**

**ADVANCE  
INFORMATION**

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 10\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	$I_I = -1\text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	Q outputs	$V_{CC2} = 130\text{ V}$ , $I_O = -25\text{ mA}$	125	126		V
	Serial	$I_{OH} = -200\text{ }\mu\text{A}$	9	9.3		
$V_{OL}$ Low-level output voltage	Q outputs	$I_{OL} = 2.5\text{ mA}$		1.5	5	V
	Serial	$I_{OL} = 200\text{ }\mu\text{A}$			1	
$I_{IH}$	High-level input current	$V_{CC1} = 10\text{ V}$ , $V_I = 10\text{ V}$		0.01	1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC1} = 10\text{ V}$ , $V_I = 0\text{ V}$			-5	$\mu\text{A}$
$I_{CC1}$ Supply Current from $V_{CC1}$		$V_{CC1} = 15\text{ V}$			5	mA
		$V_{CC1} = 5\text{ V}$			5	
$I_{CC2}$ Supply Current from $V_{CC2}$		$V_{CC1} = 15\text{ V}$ , $V_{CC2} = 130\text{ V}$ , $V_{CC3} = 140\text{ V}$	All outputs high		-5	mA
			All outputs low		0.1	
$I_{CC3}$ Supply Current from $I_{CC3}$		$V_{CC1} = 15\text{ V}$ , $V_{CC2} = 130\text{ V}$ , $V_{CC3} = 140\text{ V}$	All outputs high		5	mA
			Strobe at 0 V		0.1	

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC1} = 15\text{ V}$ ,  $V_{CC2} = 130\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{DHL}$ Delay time, high-to-low-level output			0.8	$\mu\text{s}$
$t_{DLH}$ Delay time, low-to-high-level output			0.8	$\mu\text{s}$
$t_{THL}$ Transition time, high-to-low-level output	$C_L = 30\text{ pF}$ , See Figure 4		1	$\mu\text{s}$
$t_{TLH}$ Transition time, low-to-high-level output			3	$\mu\text{s}$

## RECOMMENDED OPERATING CONDITIONS




FIGURE 1






FIGURE 2

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 3. INPUT TIMING VOLTAGE WAVEFORMS**



**FIGURE 4. SWITCHING-TIME VOLTAGE WAVEFORMS**

# SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS

D2720, MARCH 1983—REVISED OCTOBER 1986

- Each Device Drives 32 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially Shifted Data Input
- Latches on All Driver Outputs

## description

The SN65518 and SN75518 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.


The devices each consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. While the Latch Enable input is high, parallel data is transferred to the output buffers through a 32-bit latch. Data present in the latch during the high-to-low transition of Latch Enable is latched. When the Strobe input is low, all Q outputs are enabled. When the Strobe input is high, all Q outputs are low.

Serial data output from the shift register may be used to cascade additional devices. This output is not affected by the Latch Enable or Strobe inputs.

The SN65518 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  and the SN75518 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


## N DUAL-IN-LINE PACKAGE

(TOP VIEW)



## FN PACKAGE

(TOP VIEW)



<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip—patented process.


NC—No internal connection

# **SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS**

logic symbol†


3

Display Drivers



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the N package.

### **logic diagram (positive logic)**



SN65518, SN75518  
VACUUM FLUORESCENT DISPLAY DRIVERS

FUNCTION TABLE


FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	STROBE			SERIAL	Q1 THRU Q32
LOAD	I	X	X	Load and shift* No change	Determined by Latch Enable \$	R32	Determined by Strobe
	No1	X	X		Determined by Latch Enable \$	R32	Determined by Strobe
LATCH	X	L	X	As determined above	Stored data	R32	Determined by Strobe
	X	H	X	As determined above	New data	R32	Determined by Strobe
STROBE	X	X	H	As determined above	Determined by Latch Enable \$	R32	All L
	X	X	L	As determined above	Determined by Latch Enable \$	R32	LC1 thru LC32, respectively

H = high level, L = low level, X = irrelevant, I = low-to-high-level transition.

\* R32 and the serial output take on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.


\$ New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

**typical operating sequence**



## **SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS**

## **schematic of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the N package linearly at the rate of 13.2 mW/°C and the FN package linearly at the rate of 13.6 mW/°C.

SN65518, SN75518  
VACUUM FLUORESCENT DISPLAY DRIVERS

**recommended operating conditions,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)**

		MIN	MAX	UNIT
Supply voltage, $V_{CC1}$		4.5	15	V
Supply voltage, $V_{CC2}$		0	60	V
High-level input voltage, $V_{IH}$ (see Figure 1)	$V_{CC1} = 4.5 \text{ V}$	3.5		V
	$V_{CC1} = 15 \text{ V}$	12		
Low-level input voltage, $V_{IL}$ (see Figure 1)	$V_{CC1} = 4.5 \text{ V}$		1	V
	$V_{CC1} = 15 \text{ V}$		6	
High-level output current, $I_{OH}$			-25	mA
Low-level output current, $I_{OL}$			2	mA
Clock frequency, $f_{clock}$ (see Figure 2)	$V_{CC1} = 10 \text{ V to } 15 \text{ V}$	0	5	MHz
	$V_{CC1} = 4.5 \text{ V}$	0	1	
Pulse duration, clock high, $t_w(CKH)$	$V_{CC1} = 10 \text{ V to } 15 \text{ V}$	100		ns
	$V_{CC1} = 4.5 \text{ V}$	500		
Pulse duration, clock low, $t_w(CKL)$	$V_{CC1} = 10 \text{ V to } 15 \text{ V}$	100		ns
	$V_{CC1} = 4.5 \text{ V}$	500		
Setup time, data before clock↑, $t_{SU}$	$V_{CC1} = 10 \text{ V to } 15 \text{ V}$	75		ns
	$V_{CC1} = 4.5 \text{ V}$	150		
Hold time, data after clock↑, $t_h$	$V_{CC1} = 10 \text{ V to } 15 \text{ V}$	75		ns
	$V_{CC1} = 4.5 \text{ V}$	150		
Operating free-air temperature, $T_A$	SN65518	-40	85	$^\circ\text{C}$
	SN75518	0	70	

**electrical characteristics over recommended ranges of operating free-air temperature and  $V_{CC1}$  (unless otherwise noted),  $V_{CC2} = 60 \text{ V}$**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage		$I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	Q outputs	$I_{OH} = -25 \text{ mA}$	57.5	58		V
	Serial output	$V_{CC1} = 5 \text{ V}, I_{OH} = -20 \mu\text{A}$	4.5	4.9	5	
$V_{OL}$ Low-level output voltage	Q outputs	$I_{OL} = 1 \text{ mA}$			5	V
	Serial output	$I_{OL} = 20 \mu\text{A}$	0.06	0.8		
$I_{IH}$ High-level input current		$V_{CC1} = 15 \text{ V}, V_I = 15 \text{ V}$	0.1	1		$\mu\text{A}$
$I_{IL}$ Low-level input current		$V_{CC1} = 15 \text{ V}, V_I = 0 \text{ V}$	-0.1	-1		$\mu\text{A}$
$I_{CC1}$ Supply current		$V_{CC1} = 4.5 \text{ V}$	1.8	4		mA
		$V_{CC1} = 15 \text{ V}$	2	5		
$I_{CC2}$ Supply current	SN65518	Outputs high, $T_A = -40^\circ\text{C}$			12	
	SN65518, SN75518	Outputs high, $T_A = 0^\circ\text{C to MAX}$	7	10		
		Outputs low	0.01	0.5		mA

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

# SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS

switching characteristics,  $V_{CC2} = 60\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_d$	Delay time, Clock to data output	$V_{CC1} = 4.5\text{ V}$	$C_L = 15\text{ pF}$ , See Figure 4	600	$\text{ns}$
		$V_{CC1} = 15\text{ V}$		150	
$t_{DHL}$	Delay time, high-to-low-level Q output	from latch enable	See Figure 5	1.5	$\mu\text{s}$
		from strobe	See Figure 6	1	
		from latch enable	See Figure 5	0.5	
		from strobe	See Figure 6	0.5	
$t_{DLH}$	Delay time, low-to-high-level Q output	from latch enable	See Figure 5	1.5	$\mu\text{s}$
		from strobe	See Figure 6	1	
		from latch enable	See Figure 5	0.25	
		from strobe	See Figure 6	0.25	
$t_{THL}$	Transition time, high-to-low-level Q output	$V_{CC1} = 4.5\text{ V}$	See Figure 5	1.5	$\mu\text{s}$
		$V_{CC1} = 15\text{ V}$	See Figure 6	3	
$t_{TLH}$	Transition time, low-to-high-level Q output	$V_{CC1} = 4.5\text{ V}$	See Figure 5	0.75	$\mu\text{s}$
		$V_{CC1} = 15\text{ V}$	See Figure 6	2.5	

## RECOMMENDED OPERATING CONDITIONS

INPUT VOLTAGE LOGIC-LEVEL LIMITS  
vs  
SUPPLY VOLTAGE  $V_{CC1}$




FIGURE 1

MAXIMUM INPUT DATA RATE  
vs  
SUPPLY VOLTAGE  $V_{CC1}$




FIGURE 2

SN65518, SN75518  
VACUUM FLUORESCENT DISPLAY DRIVERS

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 3. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 4




FIGURE 5

NOTE: For testing purposes, all input pulses have maximum rise and fall times of 30 ns.

# SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS

## PART NUMBER: SN65518, SN75518 PARAMETER MEASUREMENT INFORMATION




FIGURE 6. SWITCHING-TIME VOLTAGE WAVEFORMS

NOTE: For testing purposes, all input pulses have maximum rise and fall times of 30 ns.

## **SN55551, SN55552 ELECTROLUMINESCENT ROW DRIVER**

D2743, APRIL 1986

- Each Device Drives 32 Electrodes
  - High-Voltage Open-Drain DMOS Outputs
  - 50-mA Output Current Capability
  - CMOS-Compatible Inputs
  - Very Low Steady-State Power Consumption


### **description**

The SN55551 and SN55552 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-drain DMOS transistors. The SN55552 output sequence has been reversed from the SN55551 for ease in printed circuit board layout.


The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial Data output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.

The SN55551 and SN55552 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

**SN55551 . . . FD PACKAGE**



SN55552 . . . FD PACKAGE  
(TOP VIEW)



NC—No internal connection

<sup>t</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





# SN55551, SN55552 ELECTROLUMINESCENT ROW DRIVER

3


Display Drivers

logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The symbol  $\triangleleft$  here indicates an n-channel open-drain output.

logic diagram (positive logic)



# SN55551, SN55552 ELECTROLUMINESCENT ROW DRIVER

3

Display Drivers


FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R32	OUTPUTS	
	CLOCK	ENABLE	STROBE		SERIAL	Q1 THRU Q32
LOAD	↓ X X	No. ↓ X X		Load and Shift <sup>†</sup> No Change	R32 R32	Determined by Enable and Strobe Determined by Enable and Strobe
ENABLE	X L H	X H H		As determined above As determined above	R32 R32	All Q outputs off Determined by R1 through R32
STROBE	X X L			As determined above	R32	All Q outputs on

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition.

<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## typical operating sequence




NOTE: During operation Clock, Data In, Enable, and Strobe are referenced to the Composite Row Drive signal received at the Substrate Common pin of the device.

# SN55551, SN55552 ELECTROLUMINESCENT ROW DRIVER

3

Display Drivers

## schematic of inputs and outputs



## absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	18 V
Q off-state output voltage, V <sub>O(off)</sub>	225 V
Input voltage	V <sub>CC</sub> +0.3 V
Substrate common terminal current (see Note 2)	1.5 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	1825 mW
Minimum operating free-air temperature	-55°C
Operating case temperature	125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds	260°C

NOTES: 1. Voltage values are with respect to substrate common terminal.

2. Duty cycle is limited by package dissipation.

3. For operation above 25°C free-air temperature, derate linearly at the rate of 14.6 mW/°C.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		10.8	12	15	V
V <sub>O(off)</sub>	Off-state Q output voltage		0	200		V
V <sub>IH</sub>	High-level input voltage		0.75V <sub>CC</sub>	V <sub>CC</sub> +0.3		V
V <sub>IL</sub>	Low-level input voltage		-0.3	0.25V <sub>CC</sub>		V
I <sub>O(on)</sub>	On-state Q output current	V <sub>D</sub> = 80 V, T <sub>C</sub> = 25°C		50		mA
		V <sub>D</sub> = 15 V, T <sub>C</sub> = 25°C		80		
f <sub>clock</sub>	Clock frequency, T <sub>A</sub> = 25°C			6.25		MHz
t <sub>w</sub>	Clock pulse duration, high or low, T <sub>A</sub> = 25°C		80			ns
t <sub>su</sub>	Setup time, data valid before clock↓, T <sub>A</sub> = 25°C		20			ns
t <sub>h</sub>	Hold time, data valid after clock↓, T <sub>A</sub> = 25°C		110			ns
T <sub>A</sub>	Operating free-air temperature		-55			°C
T <sub>C</sub>	Operating case temperature		125			°C

**SN55551, SN55552**  
**ELECTROLUMINESCENT ROW DRIVER**

electrical characteristics over recommended operating temperature range,  $V_{CC} = 12$  V, substrate common at 0 V

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$V_{OH}$	High-level output voltage Serial outputs	$I_O = -100 \mu A$	10		V
$V_{OL}$	Q outputs	$I_O = 50 mA$		50	V
	Serial output	$I_O = 100 \mu A$		1.5	
$I_{IH}$ High-level input current		$V_I = 12$ V		5	$\mu A$
$I_{IL}$ Low-level input current		$V_I = 0$		-5	$\mu A$
$I_{O(off)}$ Off-state Q output current		$V_O = 200$ V		50	$\mu A$
$I_{CC}$ Supply current				500	$\mu A$

switching characteristics,  $V_{CC} = 12$  V,  $T_C = 25^\circ C$


PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{dLH}$	Delay time, clock↓ to serial↓	$C_L = 45 pF$ to common, See Figure 1	200		ns
$t_{dHL}$	Delay time, clock↑ to serial↑		200		ns
$t_{dHL}$	Delay time, enable to Q output↓	$V_{DD} = 100$ V, $R_L = 2 k\Omega$ , $C_L = 45 pF$ to common, See Figure 1		500	ns

**SN55551, SN55552  
ELECTROLUMINESCENT ROW DRIVER**

3

Display Drivers

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Waveform 1 is for internal conditions such that a low is clocked into R32.  
 B. Waveform 2 is for internal conditions such that a high is clocked into R32.  
 C. To measure  $t_{d(on)}$ , a high is stored in the associated register.

**FIGURE 1. SWITCHING CHARACTERISTICS**

RECOMMENDED OPERATING CONDITIONS

MAXIMUM ON-STATE Q OUTPUT CURRENT  
vs  
SUPPLY VOLTAGE





FIGURE 2

TYPICAL CHARACTERISTICS


OUTPUT CHARACTERISTICS SHOWING  
SAFE OPERATION AREA (SOA)



V<sub>O</sub>—Output Voltage—V

FIGURE 3

OUTPUT SATURATION CURRENT  
vs  
JUNCTION TEMPERATURE



T<sub>J</sub>—Junction Temperature—°C

FIGURE 4



# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

D2743, MARCH 1983—REVISED SEPTEMBER 1986

- Each Device Drives 32 Electrodes
- High-Voltage Open-Drain DMOS Outputs
- 50-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

## description


The SN65551, SN65552, SN75551, and SN75552 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-drain DMOS transistors. The SN75552 output sequence has been reversed from the SN75551 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial Data output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.


The SN65551 and SN65552 are characterized for operation from -40°C to 85°C. The SN75551 and SN75552 are characterized for operation from 0°C to 70°C.

N  
DUAL-IN-LINE-PACKAGES  
(TOP VIEW)

SN65551, SN75551



SN65552, SN75552




NC—No internal connection


<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

SN65551, SN75551 . . . FN PACKAGE  
(TOP VIEW)




SN65552, SN75552 . . . FN PACKAGE  
(TOP VIEW)




NC—No internal connection

## logic symbols†

SN65551, SN75551



SN65552, SN75552




†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The symbol  $\Omega$  here indicates an n-channel open-drain output.

Pin numbers shown are for N package.

# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

## logic diagram (positive logic)



3

Display Drivers

FUNCTION TABLE


FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R32	OUTPUTS	
	CLOCK	ENABLE	STROBE		SERIAL	Q1 THRU Q32
LOAD	↓ No. ↓	X	X	Load and Shift <sup>†</sup> No Change	R32	Determined by Enable and Strobe
		X	X		R32	Determined by Enable and Strobe
ENABLE	X	L	H	As determined above	R32	All Q outputs off
	X	H	H	As determined above	R32	Determined by R1 through R32
STROBE	X	X	L	As determined above	R32	All Q outputs on

H = high level, L = Low level, X = irrelevant, ↓ = high-to-low transition.

<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER


## typical operating sequence



NOTE: During operation Clock, Data In, Enable, and Strobe are referenced to the Composite Row Drive signal received at the Substrate Common pin of the device.

# **SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER**

## **schematic of inputs and outputs**



3

## Display Drivers

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to substrate common terminal.

2. Duty cycle is limited by package dissipation.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 10.0-mW/°C curve for these devices.

#### **recommended operating conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		10.8	12	15	V
V <sub>IH</sub>	High-level input voltage (see Figure 1)	V <sub>CC</sub> = 10.8 V	8.1	11.1		V
		V <sub>CC</sub> = 15 V	11.25	15.3		
V <sub>IL</sub>	Low-level input voltage (see Figure 1)	V <sub>CC</sub> = 10.8 V	-0.3	2.7		V
		V <sub>CC</sub> = 15 V	-0.3	3.75		
V <sub>O(off)</sub>	Off-state Q output voltage		0	200		V
I <sub>O(on)</sub>	On-state output current, duty cycle ≤ 1%, (see Figures 2, 3, and 4)	V <sub>CC</sub> = 10.8 V, T <sub>A</sub> = 25°C			50	mA
		V <sub>CC</sub> = 15 V, T <sub>A</sub> = 25°C			80	
I <sub>OK</sub>	Output clamp current				-45	mA
f <sub>clock</sub>	Clock frequency		0	4		MHz
t <sub>w</sub>	Pulse duration, clock high or low		125			ns
t <sub>su</sub>	Setup time, data before clock (see Figure 3)		50			ns
t <sub>h</sub>	Hold time, data after clock (see Figure 3)		100			ns
T <sub>A</sub>	Operating free-air temperature	SN65551, SN65552	-40	85		°C
		SN75551, SN75552	0	70		

# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

3

Display Drivers

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$I_O(\text{off})$	Off-state Q output current	$V_O = 200 \text{ V}$		10	$\mu\text{A}$
$V_{OH}$	High-level output voltage	$I_O = -100 \mu\text{A}$	$V_{CC} - 1.5$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 50 \text{ mA}$ , See Figure 3	30		V
$I_{IH}$	High-level input current	$V_I @ V_{CC}$		1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0$		-1	$\mu\text{A}$
$I_{CC}$	Supply current from $V_{CC}$			250	$\mu\text{A}$

switching characteristics,  $V_{CC} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low level serial output from clock	$C_L = 20 \text{ pF}$ to ground, See Figure 7	200		ns
$t_{PLH}$	Propagation delay time, low-to-high level serial output from clock		200		ns
$t_{d(on)}$	Turn-on delay time, Q outputs from enable	$I_{OL} = 50 \text{ mA}$ , Strobe at $V_{CC}$ , $R_L = 1.4 \text{ k}\Omega$ to 100 V, See Figure 7	500		ns

## RECOMMENDED OPERATING CONDITIONS

### INPUT VOLTAGE LOGIC-LEVEL LIMITS

vs

SUPPLY VOLTAGE




FIGURE 1

### MAXIMUM ON-STATE Q OUTPUT CURRENT

vs

SUPPLY VOLTAGE





FIGURE 2

# SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

3

Display Drivers

## TYPICAL CHARACTERISTICS



SOA = Safe Operating Area

FIGURE 3




FIGURE 4

† Data for temperatures below  $0^\circ C$  and above  $70^\circ C$  apply only for SN65551 and SN65552.

## PARAMETER MEASUREMENT INFORMATION






FIGURE 5. INPUT TIMING VOLTAGE WAVEFORMS

**SN65551, SN65552, SN75551, SN75552  
ELECTROLUMINESCENT ROW DRIVER**

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 6. VOLTAGE WAVEFORMS, SERIAL OUTPUT**



**FIGURE 7. VOLTAGE WAVEFORMS, Q OUTPUT**

# SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

D2744, APRIL 1986



- Each Device Drives 32 Electrodes
- 60-V Output Voltage Swing Capability
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs

## description

The SN55553 and SN55554 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN55554 output sequence has been reversed from the SN55553 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN55553 and SN55554 are characterized for operation over the full military temperature range of -55°C to 125°C.



NC—No internal connection

<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1986, Texas Instruments Incorporated



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

FUNCTION TABLE


FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	OUTPUT ENABLE			SERIAL	Q1 THRU Q32
LOAD	↑ No†	X X	X X	Load and shift‡ No change	Determined by Latch Enable‡	R32 R32	Determined by Output Enable
LATCH	X X	L H	X X	As determined above As determined above	Stored data New data	R32 R32	Determined by Output Enable
OUTPUT ENABLE	X X	X X	L H	As determined above As determined above	Determined by Latch Enable‡	R32 R32	All L LC1 thru LC32, respectively

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.


†R32 and the serial output take on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

‡New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

### typical operating sequence



### schematic of inputs and outputs



# SN55553, SN55554

## ELECTROLUMINESCENT COLUMN DRIVERS

absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, V <sub>CC1</sub> (see Note 1) . . . . .	18 V
Supply voltage, V <sub>CC2</sub> . . . . .	70 V
Input voltage . . . . .	V <sub>CC1</sub> + 0.3 V
Ground current . . . . .	700 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	1825 mW
Minimum operating free-air temperature . . . . .	-55°C
Operating case temperature . . . . .	125°C
Storage temperature range . . . . .	-65°C to 150°C
Case temperature for 60 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 14.6 mW/°C.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub>	Supply voltage	10.8	12	13.2	V
V <sub>CC2</sub>	Supply voltage	0	60		V
V <sub>IH</sub>	High-level input voltage	0.75V <sub>CC</sub>		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage	-0.3		0.25V <sub>CC</sub>	
I <sub>OH</sub>	High-level output current	-15			mA
I <sub>OL</sub>	Low-level output current	15			mA
I <sub>OK</sub>	Peak output clamp diode current			±20	mA
f <sub>clock</sub>	Clock frequency, T <sub>A</sub> = 25°C			6.25	MHz
t <sub>w(CLK)</sub>	Clock pulse duration, high or low, T <sub>A</sub> = 25°C	80			ns
t <sub>w(LE)</sub>	Latch enable pulse duration, T <sub>A</sub> = 25°C	80			
t <sub>su</sub>	Setup time, data valid before clock↑, T <sub>A</sub> = 25°C	20			ns
t <sub>th</sub>	Hold time, data valid after clock↑, T <sub>A</sub> = 25°C	110			ns
T <sub>A</sub>	Operating free-air temperature	-55			
T <sub>C</sub>	Operating case temperature			125	

electrical characteristics over recommended operating temperature range, V<sub>CC1</sub> = 12 V,  
V<sub>CC2</sub> = 60 V

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -15 mA	55		V
	Serial output	I <sub>O</sub> = -100 µA	10		
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 15 mA		10	V
	Serial output	I <sub>O</sub> = 100 µA		1.5	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 12 V		5	µA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0		-5	µA
I <sub>CC1</sub>	Supply current, V <sub>CC1</sub>			7	mA
I <sub>CC2</sub>	Supply current, V <sub>CC2</sub>	Outputs high		20	mA
		Outputs low		2	

SN55553, SN55554  
ELECTROLUMINESCENT COLUMN DRIVERS

switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 60\text{ V}$ ,  $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{dLH}$	$C_L = 45\text{ pF}$ to ground, See Figures 1 and 2	200	ns	
$t_{dHL}$		200	ns	
$t_{dLH}$	$C_L = 45\text{ pF}$ to ground, See Figures 1 and 3	1000	ns	
$t_{dHL}$		500	ns	

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. OUTPUT LOAD CIRCUIT




FIGURE 2. VOLTAGE WAVEFORMS FOR SERIAL OUTPUT




FIGURE 3. VOLTAGE WAVEFORMS FOR Q OUTPUTS

- NOTES: A. Waveform 1 is for internal conditions such that a low is clocked into R32.  
 B. Waveform 2 is for internal conditions such that a high is clocked into R32.  
 C. To measure  $t_{dLH}$ , initially a low is stored in the latch and a high is stored in the shift register.  
 D. To measure  $t_{dHL}$ , initially a high is stored in the latch and a low is stored in the shift register.

# 3

## Display Drivers

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

D2744, MARCH 1983—REVISED SEPTEMBER 1986

- Each Device Drives 32 Electrodes
- 60-V Output Voltage Swing Capability
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs


## description

The SN65553, SN65554, SN75553, and SN75554 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN65554 and SN75554 output sequence has been reversed from the SN65553 and SN75553 for ease in printed circuit board layout.


The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN65553 and SN65554 are characterized for operation from -40°C to 85°C. The SN75553 and SN75554 are characterized for operation from 0°C to 70°C.

N  
DUAL-IN-LINE PLASTIC PACKAGE  
(TOP VIEW)  
SN65553, SN75553



FN PLASTIC CHIP CARRIER PACKAGE  
(TOP VIEW)  
SN65553, SN75553



NC—No internal connection

<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

3


Display Drivers




NC—No internal connection.

## logic symbols†

**SN65553, SN75553**




**SN65554, SN75554**



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for N packages.

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

## logic diagram (positive logic)



Display Drivers

FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	OUTPUT ENABLE			SERIAL	Q1 THRU Q32
LOAD	↑ No↑	X X	X X	Load and shift <sup>†</sup> No change	Determined by Latch Enable <sup>‡</sup>	R32 R32	Determined by Output Enable
LATCH	X X	L H	X X	As determined above As determined above	Stored data New data	R32 R32	Determined by Output Enable
OUTPUT ENABLE	X X	X X	L H	As determined above As determined above	Determined by Latch Enable <sup>‡</sup>	R32 R32	All L LC1 thru LC32, respectively

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

<sup>†</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30... R2 takes on the state of R1, and R1 takes on the state of the data input.


<sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS


3

Display Drivers

## typical operating sequence



## schematic of inputs and outputs



# **SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 10.0-mW/°C curve for these devices.

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		10.8	12	15	V
Supply voltage, $V_{CC2}$		0		60	V
High-level input voltage, $V_{IH}$ (see Figure 1)	$V_{CC1} = 10.8\text{ V}$	8.1		11.1	V
	$V_{CC1} = 15\text{ V}$	11.25		15.3	
Low-level input voltage, $V_{IL}$ (see Figure 1)	$V_{CC1} = 10.8\text{ V}$	-0.3		2.7	V
	$V_{CC1} = 15\text{ V}$	-0.3		3.75	
High-level output current, $I_{OH}$		-15			mA
Low-level output current, $I_{OL}$		15			mA
Output clamp current, $I_{OK}$				20	mA
Clock frequency, $f_{clock}$		0		6.25	MHz
Pulse duration, clock high or low, $t_w(CLK)$ (see Figure 2)		80			ns
Pulse duration, latch enable, $t_w(LE)$ (see Figure 4)		80			ns
Data setup time before clock 1, $t_{su}$ (see Figure 2)		20			ns
Data hold time after clock 1, $t_h$ (see Figure 2)		80			ns
Operating free-air temperature, $T_A$	SN65553, SN65554	-40		85	$^{\circ}\text{C}$
	SN75553, SN75554	0		70	

electrical characteristics over recommended ranges of VCC1 and operating free-air temperature,  
VCC2 = 60 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$V_{OH}$	High-level output voltage	Q outputs	$I_O = -15 \text{ mA}$	57		V
		Serial output	$I_O = -100 \mu\text{A}$	$V_{CC1} - 1.5$		
$V_{OL}$	Low-level output voltage	Q outputs	$I_{OL} = 15 \text{ mA}$		8	V
		Serial output	$I_{OL} = 100 \mu\text{A}$		1	
$I_{IH}$	High-level input current		$V_I = V_{CC1}$		1	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_I = 0$		-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$				5	$\text{mA}$
$I_{CC2}$	Supply current from $V_{CC2}$	SN65553, SN65554			12	$\text{mA}$
		SN75553, SN75554			10	

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

3

Display Drivers

switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level Serial output from Clock	$C_L = 20\text{ pF}$ to ground, See Figure 3	140	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level Serial output from Clock				
$t_{DHL}$ Delay time, high-to-low-level Q output from Latch Enable	$C_L = 20\text{ pF}$ to ground, See Figure 4	500		ns
$t_{DLH}$ Delay time, low-to-high-level Q output from Latch Enable	$C_L = 20\text{ pF}$ to ground, See Figure 4		1	$\mu\text{s}$

## RECOMMENDED OPERATION CONDITIONS






FIGURE 1

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS


## PARAMETER MEASUREMENT INFORMATION



**FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS**



**FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY  
CLOCK TO SERIAL OUTPUT**



**FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES,  
LATCH ENABLE TO Q OUTPUTS**

# 3

## Display Drivers

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

D2744, APRIL 1985—REVISED SEPTEMBER 1986

- Each Device Drives 32 Electrodes
- 90-V Output Voltage Swing Capability Using Ramped Supply
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs

## description

The SN65555, SN65556, and SN75556 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN65556 and SN75556 output sequence has been reversed from the SN65555 and SN75555 for ease in printed circuit board layout.


The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Data must be loaded into the latches and Output Enable must be high before supply voltage VCC2 is ramped up.

Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN65555 and SN65556 are characterized for operation from -40°C to 85°C. The SN75555 and SN75556 are characterized for operation from 0°C to 70°C.


SN65555, SN75555  
N DUAL-IN-LINE PACKAGE

(TOP VIEW)



SN65555, SN75555  
FN PLASTIC CHIP CARRIER PACKAGE

(TOP VIEW)



NC—No internal connection

<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1985, Texas Instruments Incorporated


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER


3

Display Drivers



**SN65556, SN75556  
FN PLASTIC CHIP CARRIER PACKAGE**


(TOP VIEW)




NC—No internal connection

## logic symbols†

**SN65555, SN75555**




**SN65556, SN75556**



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for N packages.

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

## logic diagram (positive logic)



3

Display Drivers

FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	OUTPUT ENABLE			SERIAL	Q1 THRU Q32
LOAD	↑ Not	X	X	Load and shift <sup>†</sup> No change	Determined by Latch Enable <sup>‡</sup> Determined by Latch Enable <sup>‡</sup>	R32	Determined by Output Enable Determined by Output Enable
LATCH	X	L	X	As determined above	Stored data	R32	Determined by Output Enable
	X	H	X	As determined above	New data	R32	Determined by Output Enable
OUTPUT ENABLE	X	X	L	As determined above	Determined by Latch Enable <sup>‡</sup>	R32	All L
	X	X	H	As determined above	Determined by Latch Enable <sup>‡</sup>	R32	LC1 thru LC32, respectively


H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

<sup>†</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.


<sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

## typical operating sequence



## schematic of inputs and outputs



# **SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

- These devices have been designed to be used in applications in which the high-voltage supply, V<sub>CC2</sub>, is switched to ground before changing the state of the outputs.
  - For operation above 25°C free-air temperature, derate the N package at the rate of 10 mW/°C and the FN package at the rate of 13.6 mW/°C.

#### **recommended operating conditions**

			MIN	NOM	MAX	UNIT
VCC1	Supply voltage		10.8	12	15	V
VCC2	Supply voltage		0		80	V
VIH	High-level input voltage (see Figure 1)	VCC1 = 10.8 V	8.1	11.1		V
		VCC1 = 15 V	11.25	15.3		
VIL	Low-level input voltage (see Figure 1)	VCC1 = 10.8 V	-0.3 <sup>†</sup>	2.7		V
		VCC1 = 15 V	-0.3 <sup>†</sup>	3.75		
I <sub>OH</sub>	High-level output current				-15	mA
I <sub>OL</sub>	Low-level output current				15	mA
I <sub>OK</sub>	Output clamp current				20	mA
f <sub>clock</sub>	Clock frequency		0	6.25		MHz
t <sub>w(CLK)</sub>	Pulse duration, clock high or low (see Figure 2)		80			ns
t <sub>w(LE)</sub>	Pulse duration, latch enable (see Figure 4)		80			ns
t <sub>su</sub>	Setup time	Data before clock $\uparrow$ (see Figure 2)	20			ns
		Output enable before V <sub>CC1</sub> $\uparrow$ (see Figure 4)	500			
t <sub>h</sub>	Hold time	Data after clock $\uparrow$ (see Figure 2)	80			ns
		Output enable after V <sub>CC1</sub> $\uparrow$ (see Figure 4)	100			
dV/dt	Rate of rise for V <sub>CC2</sub> (see Figure 4)				80	V/ $\mu$ s
TA	Operating free-air temperature	SN65555, SN65556	-40	85		°C
		SN75555, SN75556	0	70		

<sup>†</sup>The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels.

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

3

Display Drivers

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 80\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_O = -15\text{ mA}$	77		V
	Serial output	$I_O = -100\text{ }\mu\text{A}$	10.5		
$V_{OL}$	Low-level output voltage	$I_{OL} = 15\text{ mA}$		8	V
	Serial output	$I_{OL} = 100\text{ }\mu\text{A}$		1	
$I_{IH}$	High-level input current	$V_I = 12\text{ V}$		1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0$		-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$			2	$\text{mA}$
$I_{CC2}$	Supply current from $V_{CC2}$			5	$\text{mA}$

switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level Serial output from Clock	$C_L = 20\text{ pF to ground, } V_{CC2} = 0$ , See Figure 3		140	ns
	Propagation delay time, low-to-high-level Serial output from Clock			140	ns
$t_d$	Delay time, $V_{CC2}$ to Q outputs	$dv/dt = 80\text{ V}/\mu\text{s}$ , See Figure 4		100	ns

## RECOMMENDED OPERATION CONDITIONS

### INPUT VOLTAGE LOGIC-LEVEL LIMITS vs SUPPLY VOLTAGE $V_{CC1}$




FIGURE 1

# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

## PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY  
CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS



## **SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS**

D2999, DECEMBER 1985


- Each Device Drives 32 Electrodes
  - High-Voltage Open-Collector N-P-N Outputs Using Ramped Supply
  - 300-mA Output Current Capability
  - CMOS-Compatible Inputs
  - Very Low Steady-State Power Consumption

### **description**


These devices are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-collector n-p-n transistors. The SN65558 and SN75558 output sequences have been reversed from the SN65557 and SN75557 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.

The SN65557 and SN65558 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75557 and SN75558 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



**SN65558, SN75558 . . . FN PACKAGE  
(TOP VIEW)**



NC—No internal connection

<sup>†</sup> BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655013 • DALLAS, TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated


# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

## logic symbols†

SN65557, SN75557




SN75558, SN75558



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram (positive logic)



# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS


FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R32	OUTPUTS	
	CLOCK	ENABLE	STROBE		SERIAL	Q1 THRU Q32
LOAD	↓ No ↓	X X	X X	Load and Shift <sup>†</sup> No Change	R32 R32	Determined by Enable and Strobe Determined by Enable and Strobe
ENABLE	X X	L H	H H	As determined above As determined above	R32 R32	All Q outputs off Determined by R1 through R32
STROBE	X	X	L	As determined above	R32	All Q outputs on

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition.

<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## schematics of inputs and outputs




# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

3

Display Drivers

## typical operating sequence



HV = High voltage

# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	18 V
Off-state output voltage, V <sub>O(off)</sub> (see Note 2) . . . . .	110 V
Input voltage . . . . .	V <sub>CC</sub> +0.3 V
Substrate common terminal current (see Note 3) . . . . .	750 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 4): . . . . .	1700 mW
Operating free-air temperature range: SN65557, SN65558 . . . . .	-40°C to 85°C
SN75557, SN75558 . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Case temperature for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to substrate common terminal.

2. Data must be clocked into the shift register and Q outputs enabled prior to ramping substrate common to -HV (see typical operating sequence).

3. Duty cycle is limited by package dissipation.

4. For operation above 25°C free-air temperature, derate linearly to 1088 mW at the rate of 13.6 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		10.8	12	15	V
High-level input voltage, V <sub>IH</sub> (see Figure 1)	V <sub>CC</sub> = 10.8 V	8.1	11.1		V
	V <sub>CC</sub> = 15 V	11.25	15.3		
Low-level input voltage, V <sub>IL</sub> (see Figure 1)	V <sub>CC</sub> = 10.8 V	-0.3	2.7		V
	V <sub>CC</sub> = 15 V	-0.3	3.75		
Off-state Q output voltage, V <sub>O(off)</sub>		-0.3	100		V
On-state Q output current, I <sub>Q(on)</sub> , duty cycle ≤ 1%, V <sub>CC</sub> = 15 V			300		mA
Rate of rise for substrate common, dV/dt (see Figure 4)			100		V/μs
Clock frequency, f <sub>clock</sub>		0	4		MHz
Pulse duration, clock high or low, t <sub>w</sub>		125			ns
Setup time, t <sub>su</sub>	Data before clock↓ (see Figure 3)	50			ns
	Enable before substrate common↓ (see Figure 4)	500			
Hold time, t <sub>h</sub> , data after clock↓ (see Figure 3)		100			ns
Operating free-air temperature, T <sub>A</sub>	SN65557, SN65558	-40	85		°C
	SN75557, SN75558	0	70		

## electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 12 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN65557 SN65558		SN75557 SN75558		UNIT
		MIN	MAX	MIN	MAX	
I <sub>O(off)</sub> Off-state Q output current	V <sub>O</sub> = 100 V		20		10	μA
V <sub>OH</sub> High-level output voltage	Serial outputs	I <sub>O</sub> = -100 μA	10.5	10.5		V
V <sub>OL</sub> Low-level output voltage	Q outputs	I <sub>OL</sub> = 300 mA		20	10	V
	Serial output	I <sub>OL</sub> = 100 μA		1	1	
I <sub>IH</sub> High-level input current	V <sub>I</sub> = 12 V		1		1	μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0		-1		-1	μA
I <sub>CC</sub> Supply current from V <sub>CC</sub>			250		250	μA

# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

3

Display Drivers

switching characteristics,  $V_{CC} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level serial output from clock	$C_L = 20\text{ pF}$ to substrate common (see Figure 4)	200	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level serial output from clock		200	ns	
$t_{d(on)}$ Turn-on delay time, Q outputs from enable	$dV/dt = 100\text{ V}/\mu\text{s}$ , Strobe at $V_{CC}$ , $R_L = 2\text{ k}\Omega$ to 60 V (see Figure 4)	500	ns	

## RECOMMENDED OPERATING CONDITIONS




FIGURE 1

**SN65557, SN65558, SN75557, SN75558  
ELECTROLUMINESCENT ROW DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT




FIGURE 4. VOLTAGE WAVEFORMS FOR TURN ON DELAY TIME,  
SUBSTRATE COMMON TO Q OUTPUT

# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

3

Display Drivers




FIGURE 5

## **ADVANCE INFORMATION**

# **SN65559, SN65560, SN75559, SN75560 ELECTROLUMINESCENT DISPLAY COLUMN DRIVERS**

D2947, APRIL 1986—REVISED OCTOBER 1986

- Controls 32 Electrodes
  - 80-V (Ramped V<sub>CC2</sub>) Totem-Pole Outputs
  - Low CMOS Stand-By Power Consumption
  - Energy Recovery System Compatible
  - 15-mA Source and Sink Compatibility
  - High-Speed Serially-Shifted Data Input

### **description**


The SN65559, SN65560, SN75559, and SN75560 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable electroluminescent display. The device inputs are diode-clamped CMOS inputs. The SN65560 and SN75560 output sequences are reversed from the SN65559 and SN75559 for ease in printed circuit board layout.

These column drivers consist of a 32-bit static shift register, 32 latches, and 32 high-voltage outputs. Serial data is entered into the shift register on the low-to-high transition of the clock signal. A logic high signal on the Latch Enable input transfers the data from the shift register to the latches while the VCC2 bus is low. Once stable in the latch circuits, the VCC2 rail is ramped up to allow the data to appear at the high-voltage outputs. By limiting VCC2 to a maximum of 60 volts, these devices may be safely operated in a non-ramped VCC2 mode. Drivers may be cascaded via the serial data output of the static shift register. This output is not affected by the Latch Enable input.


The SN65559 and SN65560 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75559 and SN75560 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**SN65559, SN75559  
N DUAL-IN-LINE PACKAGE**

(TOP VIEW)



**SN65559, SN75559 . . . FN PACKAGE  
(TOP VIEW)**



NC—No internal connection

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip—Patented Process

**ADVANCE INFORMATION** documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.




# SN65559, SN65560, SN75559, SN75560 ELECTROLUMINESCENT DISPLAY COLUMN DRIVERS

ADVANCE  
INFORMATION

3


Display Drivers




NC—No internal connection

logic symbols†


**SN65559, SN75559**



**SN65560, SN75560 . . . FN PACKAGE  
(TOP VIEW)**



**SN65560, SN75560**



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for N packages.

ADVANCE INFORMATION

FUNCTION TABLE


FUNCTION	CONTROL INPUTS		SHIFT REGISTERS R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE†			SERIAL	Q1 THRU Q32
LOAD	↑ Not	X X	Load and Shift No change	Determined by Latch Enable	R32‡ R32	LC1 thru LC32 respectively
LATCH	X X	L H	As determined above	Stored data New data	R32 R32	LC1 thru LC32 respectively

H = high level; L = low level; X = irrelevant; ↑ = low-to-high-level transition


† New data enters the latches while Latch Enable is high. These data are stored while Latch Enable is low.

‡ R32 and the serial output take on the state of R31, R31 takes on the state of R30 . . . R2 takes on the state of R1 and R1 takes on the state of the data input.


## logic diagram (positive logic)



**typical operating sequence**



**schematic of inputs and outputs**



## **ADVANCE INFORMATION**

# **SN65559, SN65560, SN75559, SN75560 ELECTROLUMINESCENT DISPLAY COLUMN DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the N package linearly at the rate of 10 mW/°C and the FN package at the rate of 13.6 mW/°C.

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		10.8	12	15	V
Supply voltage, V <sub>CC2</sub>		0		80	V
High-level input voltage, V <sub>IH</sub> (see Figure 1)	V <sub>CC1</sub> = 10.8 V	8.1		11.1	V
	V <sub>CC1</sub> = 15 V	11.25		15.3	
Low-level input voltage, V <sub>IL</sub> (see Figure 1)	V <sub>CC1</sub> = 10.8 V	-0.3		2.7	V
	V <sub>CC1</sub> = 15 V	-0.3		3.75	
High-level Q output current, I <sub>OH</sub>		-15			mA
Low-level Q output current, I <sub>OL</sub>		15			mA
Q output clamp current, I <sub>OK</sub>				20	mA
Clock frequency, f <sub>CLOCK</sub>		0		8	MHz
Pulse duration, clock high, t <sub>W(CLK)</sub>		62			ns
Pulse duration, latch enable high, t <sub>W(LE)</sub>		62			ns
Setup time, data before clock ↑, t <sub>SU</sub>		20			ns
Hold time, data after clock ↑, t <sub>h</sub>		50			ns
Rate of rise of V <sub>CC2</sub> , dv/dt (see Figure 4)				80	V/μs
Operating free-air temperature, T <sub>A</sub>	SN65559, SN65560	-40		85	°C
	SN75559, SN75560	0		70	

NOTE 3: V<sub>CC2</sub> must be ramped only when data within the latches is stable.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 12$  V

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$V_{OH}$	High-level output voltage	Q outputs	$V_{CC2} = 80 \text{ V}$ , $I_{OH} = -15 \text{ mA}$	77		V
		Serial output	$I_{OH} = 100 \mu\text{A}$	10.5		
$V_{OL}$	Low-level output voltage	Q outputs	$I_{OL} = 15 \text{ mA}$		8	V
		Serial output	$I_{OL} = 100 \mu\text{A}$		1	
$I_{IH}$	High-level input current	$V_{IH} = V_{CC1}$			1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = \text{GND}$			-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$	$V_1 = V_{CC1}$			500	$\mu\text{A}$
$I_{CC2}$	Supply current from $V_{CC2}$	$V_{CC2} = 80 \text{ V}$	Outputs low		3	mA
			Outputs high		0.5	



switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 0$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$ - Propagation delay time, high-to-low level	Clock	Serial Out	$C_L = 20\text{ pF}$ , See Figure 3		140	ns
$t_{PLH}$ Propagation delay time, low-to-high level	Clock	Serial Out	$C_L = 20\text{ pF}$ , See Figure 3		140	ns
$t_d$ Delay time, $V_{CC2}$ to Q output	$V_{CC2}$	Q	$dv/dt = 80\text{ V}/\mu\text{s}$ , $C_L = 100\text{ pF}$ , See Figure 4		100	ns

### RECOMMENDED OPERATING CONDITIONS

INPUT VOLTAGE LOGIC-LEVEL LIMITS  
vs  
SUPPLY VOLTAGE  $V_{CC1}$




FIGURE 1




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS



## ADVANCE INFORMATION

## SN65563, SN65564, SN75563, SN75564 ELECTROLUMINESCENT ROW DRIVERS

D2945, MAY 1986 REVISED NOVEMBER 1986

- Each Device Drives 34 Electrodes
- Selectable Open-Source or Open-Drain Output
- Outputs Rated at 225 V
- ± 70-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption


### description

The SN65563, SN65564, SN75563, and SN75564 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS compatible. If the Positive Write input is high, the Q outputs act like open-source outputs and output data is not inverted with respect to input data. If the Positive Write input is low, the Q outputs act like open-drain outputs and output data is inverted with respect to input data. The SN65564 and SN75564 output sequences have been reversed from the SN65563 and SN75563 for ease in printed circuit board layout.


Typically, composite VCC2 and ground signals are externally generated by a high-voltage switching circuit. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to VCC2 when Positive Write is high or to ground when Positive Write is low. The Serial Output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Positive Write inputs.

The SN65563 and SN65564 are characterized for operation over the full automotive operating temperature range of -40°C to 85°C. The SN75563 and SN75564 are characterized for operation from 0°C to 70°C.

SN65563, SN75563 . . . FN PACKAGE  
(TOP VIEW)



SN65564, SN75564 . . . FN PACKAGE  
(TOP VIEW)



<sup>†</sup>BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip — Patented Process

LOAD FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R34	OUTPUTS	
	CLOCK	ENABLE	POSITIVE WRITE		SERIAL	Q1 THRU Q34
LOAD	↓ No↓	X	X	Load and Shift† No Change	R34 R34	Determined by Enable and Positive Write Determined by Enable and Positive Write

† Register R34 takes on the state of R33, R33 takes on the state of R32, . . . R2 takes on the state of R1, R1 takes on the state of the data input.

3


OUTPUT CONTROL FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER CONTENTS Rn FOR R1 THRU R34 (Determined Above)	OUTPUTS	
	CLOCK	ENABLE	POSITIVE WRITE		SERIAL	Q1 THRU Q34
OUTPUT CONTROL	X X X X	L H H X	X H L X	X H H L	R34 R34 R34 R34	High-Impedance H L High-Impedance


H = high, L = low, X = irrelevant, ↓ = high-to-low transition

**logic symbols‡**

SN65563, SN75563




SN65564, SN75564




‡These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**schematics of inputs and outputs**




**typical operating sequence**

**3**

**Display Drivers**

**ADVANCE INFORMATION**



$\dagger HV$  = high voltage

$^\ddagger V_{select}$  is a voltage level typically equal to  $V_{CC2}$  of the column driver.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. Voltage values are with respect to V<sub>SS</sub>.

2. For operation above 25°C free-air temperature, derate to 1088 mW at 70°C at the rate of 13.6 mW/°C.

recommended operating conditions (see Note 1, Figure 1, and Figure 2)

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>	0		225	V
Supply voltage, V <sub>SS</sub>	0		-225	V
High-level input voltage, V <sub>IH</sub>	0.75V <sub>CC1</sub>		V <sub>CC1</sub> + 0.3	V
Low-level input voltage, V <sub>IL</sub> <sup>†</sup>	-0.3		0.25V <sub>CC1</sub>	V
High-level output current, I <sub>OH</sub>			-70	mA
Low-level output current, I <sub>OL</sub>			70	mA
Output clamp current, I <sub>OK</sub>			± 70	mA
Clock frequency, f <sub>CLOCK</sub>			4	MHz
Pulse duration, Clock high or low, t <sub>wCLK</sub>	125			ns
Setup time, data high or low before clock↓, t <sub>su1</sub>	100			ns
Setup time, Clock low before V <sub>CC2</sub> ↑ or V <sub>SS</sub> ↑, t <sub>su2</sub>	300			ns
Setup time, Enable high before V <sub>CC2</sub> ↑ or V <sub>SS</sub> ↑, t <sub>su3</sub>	300			ns
Setup time, Positive Write high or low before V <sub>CC2</sub> ↑ or V <sub>SS</sub> ↑, t <sub>su4</sub>	300			ns
Hold time, data high or low after clock↓, t <sub>h1</sub>	100			ns
Hold time, Clock high after V <sub>CC2</sub> ↓ or V <sub>SS</sub> ↑, t <sub>h2</sub>	500			ns
Hold time, Enable high after V <sub>CC2</sub> ↓ or V <sub>SS</sub> ↑, t <sub>h3</sub>	300			ns
Hold time, Positive Write after V <sub>CC2</sub> ↓ or V <sub>SS</sub> ↑, t <sub>h4</sub>	300			ns
Slew rate, V <sub>CC2</sub> or V <sub>SS</sub> with one active output driving a 4.7-nF load to V <sub>SS</sub> or V <sub>CC2</sub> , dv/dt			45	V/μs
Rest time, period between successive rampings of V <sub>CC2</sub> or V <sub>SS</sub>			5	μs
Operating free-air temperature, T <sub>A</sub>	SN65563, SN65564		-40	85
	SN75563, SN75564		0	70
				°C

<sup>f</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over recommended operating ranges of VCC1 and free-air temperature,  
 $VCC2 = 225\text{ V}$ ,  $VSS = 0$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$I_{O(\text{off})}$	Off-state Q output current	$V_O = 225\text{ V}$		20	$\mu\text{A}$
		$V_O = 0$		-20	
$V_{OH}$	High-level Q outputs	$I_O = -70\text{ mA}$	$VCC2 - 30$		V
	Serial Out	$I_O = -100\text{ }\mu\text{A}$ , $VCC1 = 12\text{ V}$	10.5		
$V_{OL}$	Low-level Q outputs	$I_O = 70\text{ mA}$		30	V
	Serial Out	$I_O = 100\text{ }\mu\text{A}$		1	
$I_{IH}$	High-level input current	$V_{IH} = VCC1$		1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0$		-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $VCC1$			500	$\mu\text{A}$
$I_{CC2}$	Supply current from $VCC2$	One Q output high		5	$\text{mA}$
		All Q outputs low		200	$\mu\text{A}$

### switching characteristics operating range of $VCC1$ , $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high level serial output from clock	$C_L = 50\text{ pF}$ to $VSS$ , See Figures 3 and 5		400	ns
	Propagation delay time, high-to-low level serial output from clock			400	ns
$t_{PHL}$	Propagation delay time, low-to-high level Q output from $VCC2$	$dv/dt = 45\text{ V}/\mu\text{s}$ , One output on with $C_L = 4.7\text{ nF}$ to $VSS$ , See Figures 4 and 5		6	$\mu\text{s}$
	Propagation delay time, high-to-low level Q output from $VCC2$			6	$\mu\text{s}$
$t_{PLH}$	Propagation delay time, low-to-high level Q output from $VSS$	$dv/dt = 45\text{ V}/\mu\text{s}$ , One output on with $C_L = 4.7\text{ nF}$ to $VCC2$ , See Figures 4 and 6		6	$\mu\text{s}$
	Propagation delay time, high-to-low level Q output from $VSS$			6	$\mu\text{s}$

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS

## PARAMETER MEASUREMENT INFORMATION



<sup>†</sup>Timing waveforms are with respect to  $V_{CC2}$  or  $V_{SS}$ , as appropriate.

FIGURE 2. CONTROL INPUT TIMING VOLTAGE WAVEFORMS






FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT


**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 4. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, VCC2 (VSS) TO Q OUTPUT**



**FIGURE 5. LOAD CIRCUIT**



**FIGURE 6. LOAD CIRCUIT**

<sup>†</sup> $C_L$  includes probe and jig capacitance.

- Controls 32 Electrodes
  - 60-V (Ramped V<sub>CC2</sub>) Totem-Pole Outputs
  - Low CMOS Stand-By Power Consumption
  - Energy Recovery System Compatible
  - 15-mA Source and Sink Compatibility
  - High-Speed Serially-Shifted Data Input

## **description**


The SN65567, SN65568, SN75567, and SN75568 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable electroluminescent display. The device inputs are diode-clamped CMOS inputs. The SN65568 and SN75568 output sequences are reversed from the SN65567 and SN75567 for ease in printed circuit board layout.

These column drivers consist of two 16-bit static shift registers, 32 latches, and 32 high-voltage outputs. Typically, a 32-bit data string is split into two 16-bit data strings externally and then entered in parallel into the shift registers on the low-to-high transition of the clock signal. The register associated with Data Input 1 loads the odd bits while the shift register associated with Data Input 2 loads the even bits of the 32 latches. This method of entering data effectively doubles the clock frequency of a 32-bit shift register. A logic high signal on the latch enable input transfers the data from the shift register to the latches while the VCC2 bus is low. Once stable in the latch circuits, the VCC2 rail is ramped up to allow the data to appear at the high-voltage outputs. By limiting VCC2 to a maximum of 50 volts, these devices may be safely operated in a non-ramped VCC2 mode. Drivers may be cascaded via the serial data outputs of the static shift registers. These outputs are not affected by the latch enable input.

The SN65567 and SN65568 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75567 and SN75568 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


**SN65567, SN75567 . . . FN PACKAGE**

(TOP VIEW)



## **SN65568, SN75568 . . . FN PACKAGE**

(TOP VIEW)



NC—No internal connection

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip—Patented Process

**ADVANCE INFORMATION** documents contain information on new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

# SN65567, SN65568, SN75567, SN75568 ELECTROLUMINESCENT DISPLAY COLUMN DRIVERS


ADVANCE  
INFORMATION

3

Display Drivers

ADVANCE INFORMATION

logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE


FUNCTION	CONTROL INPUTS		SHIFT REGISTERS R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS			
	CLOCK	LATCH ENABLE			SERIAL	PARALLEL		
					SO1	SO2		
LOAD	↑ No↑	X X	Load and Shift <sup>†</sup> No change	Determined by Latch Enable <sup>‡</sup>	R31 R31	R32 R32		
LATCH	X X	L H	As determined above	Stored data New data	R31 R31	R32 R32		

H = high level; L = low level; X = irrelevant; ↑ = low-to-high-level transition

<sup>†</sup>Each even-numbered shift register stage takes on the state of the next-lower even-numbered stage and likewise each odd-numbered shift register stage takes on the state of the next-lower odd-numbered state; i.e., R32 takes on the state of R30, R30 takes on the state of R28, . . . R4 takes on the state of R2, R2 takes on the state of Data In 2, R31 takes on the state of R29, R29 takes on the state of R27, . . . R3 takes on the state of R1, and R1 takes on the state of Data In 1.

<sup>‡</sup>New data enters the latches while Latch Enable is high. These data are stored while Latch Enable is low.

logic diagram (positive logic)




3


Display Drivers

ADVANCE INFORMATION

**typical operating sequence**



**schematic of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. Voltage values are with respect to network ground terminal.  
2. For operation above 25°C free-air temperature, derate linearly at the rate of 13.6 mW/°C.

#### **recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		4.5	5	5.5	V
Supply voltage, V <sub>CC2</sub>		0		60	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC1</sub> = 4.5 V	3.4		4.8	V
	V <sub>CC1</sub> = 5.5 V	4.2		5.8	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 4.5 V	-0.3		1.1	V
	V <sub>CC1</sub> = 5.5 V	-0.3		1.3	
High-level Q output current, I <sub>OH</sub>		-15			mA
Low-level Q output current, I <sub>OL</sub>		15			mA
Q output clamp current, I <sub>OQK</sub>				20	mA
Clock frequency, f <sub>CLOCK</sub>		0		5	MHz
Pulse duration, clock high, t <sub>w(CLK)</sub>		100			ns
Pulse duration, latch enable high, t <sub>w(LE)</sub>		100			ns
Setup time, data before clock ↑, t <sub>su</sub>		50			ns
Hold time, data after clock ↑, t <sub>h</sub>		50			ns
Rate of rise of V <sub>CC2</sub> , dv/dt (see Figure 3)				60	V/μs
Operating free-air temperature, T <sub>A</sub>	SN65567, SN65568	-40		85	
	SN75567, SN75568	0		70	°C

NOTE 3:  $V_{CC2}$  must be ramped only when data within the latches is stable.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC1} = 5\text{ V}$

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$V_{OH}$	High-level output voltage	Q outputs	$V_{CC2} = 60 \text{ V}$ , $I_{OH} = -15 \text{ mA}$	57		V
	Serial output		$I_{OH} = 100 \mu\text{A}$	3.8		
$V_{OL}$	Low-level output voltage	Q outputs	$I_{OL} = 15 \text{ mA}$		8	V
	Serial output		$I_{OL} = 100 \mu\text{A}$		1	
$I_{IH}$	High-level input current		$V_{IH} = V_{CC1}$		1	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{IL} = 0$		-1	$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$		$V_I = V_{CC1}$		500	$\mu\text{A}$
$I_{CC2}$	Supply current from $V_{CC2}$		$V_{CC2} = 60 \text{ V}$	Outputs low	0.5	$\text{mA}$
				Outputs high	0.5	

switching characteristics,  $V_{CC1} = 5\text{ V}$ ,  $V_{CC2} = 0$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low level	Clock	Serial Out	$C_L = 20\text{ pF}$ , See Figure 2		140	ns
$t_{PLH}$ Propagation delay time, low-to-high level	Clock	Serial Out	$C_L = 20\text{ pF}$ , See Figure 2		140	ns
$t_d$ Delay time, $V_{CC2}$ to Q output	$V_{CC2}$	Q	$dV/dt = 60\text{ V}/\mu\text{s}$ , $C_L = 100\text{ pF}$ , See Figure 3		100	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT

PARAMETER MEASUREMENT INFORMATION




FIGURE 3. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS

3

Display Drivers

ADVANCE INFORMATION

## 3


### Display Drivers

# SN75581 GAS DISCHARGE DISPLAY DRIVER

D2725, MARCH 1983

- Each Device Drives 7 Lines
- 150-V Output Voltage Swing Capability
- TTL Compatible Inputs
- Latches on All Driver Outputs
- High-Speed Serially Shifted Data Input
- Output Enable/Disable Function
- Serial Data Output for Cascade Operation
- Shift Register Has Synchronous Clear Function

J AND N  
DUAL-IN-LINE PACKAGES  
(TOP VIEW)



NC—No internal connection

## description


The SN75581 is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented display. The output characteristics of this driver make it compatible to several display types including VF and DC plasma displays.

All device inputs are diode-clamped p-n-p inputs and, when left open, assume a high-logic level. The nominal input threshold is 1.5 volts. Outputs are open-source DMOS transistors for excellent high-voltage characteristics and reliability.


The device consists of a 7-bit shift register, seven latches, and seven output AND gates. Serial data is entered into the shift register on the low-to-high transition of the Clock input. When the Latch Enable input is high, data is transferred from the shift registers to the latch outputs. When Latch Enable makes a high-to-low transition with the Clock input high, the shift register is cleared. Taking the Output Enable input high enables all Q outputs simultaneously. The Serial Output is not affected by the Output Enable input.

The SN75581 is characterized for operation from 0°C to 70°C.

## logic symbol<sup>‡</sup>



## logic diagram (positive logic)



<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip—patented process.


<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75581 GAS DISCHARGE DISPLAY DRIVER


3

Display Drivers

## typical operating sequence



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> + (see Note 1) . . . . .	7 V
Supply voltage, V <sub>CC</sub> - . . . . .	-15 V
Differential supply voltage, V <sub>CC</sub> + - V <sub>CC</sub> - . . . . .	18.7 V
Output current (one output) . . . . .	-5.5 mA
Applied output voltage . . . . .	V <sub>CC</sub> + - 145 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
N package . . . . .	1150 mW
J package . . . . .	1025 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .	260°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
      2. For operation above 25°C free-air temperature, derate the J package linearly to 656 mW at 70°C at the rate of 8.2 mW/°C and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$		4.5	5	5.5	V
Supply voltage, $V_{CC-}$		-10.8	-12	-13.2	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$			0.8		V
Clock frequency, $f_{clock}$				2	MHz
Pulse duration, clock high, $t_w(CKH)$		140			ns
Pulse duration, clock low, $t_w(CKL)$		320			ns
Pulse duration, latch enable high, $t_w(LEH)$		250			ns
Pulse duration, output enable low, $t_w(OEL)$		3			μs
Setup time, $t_{SU}$	Data before clock↑	70			
	Clock high before latch enable↑	75			ns
Hold time, $t_h$	Data after clock↑	70			
	Clock high after latch enable↓	500			ns
Operating free-air temperature, $T_A$		0	70		°C

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC+} = 4.5$  V to 5.5 V (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage, serial output	$I_{OH} = -500$ μA	2.4	4.7	V
$V_{OL}$	Low-level output voltage, serial output	$V_{CC+} = 5.5$ V, $I_{OL} = 1.6$ mA	0.15	0.4	V
$I_{O(on)}$	On-state output current, Q outputs	$V_{OH} = V_{CC+} - 10$ V	-2	-5.5	mA
$I_{O(off)}$	Off-state output current, Q outputs	$V_{CC+} = 5.5$ V, $V_O = -140$ V	5		μA
$I_{IH}$	High-level input current	$V_I = 5.5$ V	5		μA
$I_{IL}$	Low-level input current	$V_I = 0.4$ V	50		μA
$I_{CC+}$	Supply current from $V_{CC+}$	$V_{CC+} = 5.5$ V, $V_{CC-} = -13.2$ V	12	30	mA
$I_{CC-}$	Supply current from $V_{CC-}$	$V_{CC+} = 5.5$ V, $V_{CC-} = -13.2$ V	-11	-28	mA

**switching characteristics,  $C_L = 20$  pF,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level Q output from latch enable or output enable	$R_L = 25$ kΩ, See Figure 4	2.2	3	μs
$t_{PLH}$			0.75	2	
$t_{PHL}$	Propagation delay time, high-to-low-level serial data from clock	$R_L = 3$ kΩ, See Figure 5	200	350	ns
$t_{PLH}$	Propagation delay time, low-to-high-level serial data from clock		180	350	


<sup>†</sup>All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -12$  V,  $T_A = 25^\circ\text{C}$ .

# SN75581 GAS DISCHARGE DISPLAY DRIVER

## PARAMETER MEASUREMENT INFORMATION


3

Display Drivers




\* $\text{tp}XX$  is  $\text{tp}HL$  or  $\text{tp}LH$  (whichever is appropriate)

FIGURE 3. VOLTAGE WAVEFORMS



\*Includes probe and jig capacitance

FIGURE 4. Q OUTPUT LOAD CONDITIONS



\*Includes probe and jig capacitance

FIGURE 5. SERIAL OUTPUT LOAD CONDITIONS

D3005, DECEMBER 1986

- Each Device Drives 32 Lines
- 180-V Open Drain Parallel Outputs
- 220-mA Parallel Output Sink Current Capability
- CMOS-Compatible Inputs
- Strobe Input Provided
- Serial Data Output for Cascade Operation
- Inputs Have Built-in Electrostatic Discharge Protection

**description**


The SN751506 and the SN751516 are monolithic integrated circuits designed to drive the scan lines of a dc plasma panel display. The SN751516 pin sequence is reversed from the SN751506 for ease in printed circuit board layout.

Each device consists of a 32-bit shift register and 32 OR gates. Serial data is entered into the shift register on the high-to-low transition of the clock input. When the strobe input is low, all Q outputs are in the off-state. Outputs are open-drain JFET transistors with a breakdown voltage in excess of 180 volts. The outputs have a 220-milliampere sink current capability in the on state. Only one Q output should be allowed to be in the on state at a time.


Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the strobe input. All inputs are CMOS compatible with ESD protection built in.

The SN751506 and SN751516 are characterized for operation from 0°C to 70°C.

**SN751506 . . . FT PACKAGE  
(TOP VIEW)**




**SN751516 . . . FT PACKAGE  
(TOP VIEW)**



**logic symbols<sup>†</sup>**


**3**

**Display Drivers**



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**




**FUNCTION TABLE**

FUNCTION	CONTROL INPUTS		SHIFT REGISTERS R1 THRU R32	OUTPUTS	
	CLOCK	STROBE		SERIAL	Q1 THRU Q32
LOAD	↓ No↓	X X	Load and shift <sup>‡</sup> No change	R32 R32	Determined by STROBE
STROBE	X X	L H	As determined above	R32 R32	All high impedance R1 thru R32

H = high level, L = low level, X = irrelevant, ↓ = high to low transition.


<sup>‡</sup> R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## typical operating sequence



<sup>†</sup>Only 1 bit in 32 should be low in the input data.

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) .....	-0.4 V to 7 V
On-state Q output voltage, V <sub>O</sub> .....	-0.4 V to 125 V
Off-state Q output voltage, V <sub>O</sub> .....	-0.4 V to 180 V
Input voltage .....	-0.4 V to V <sub>CC</sub> +0.4 V
Serial output voltage .....	-0.4 V to V <sub>CC</sub> +0.4 V
Q output on-state time duration (see Note 2) .....	100 $\mu$ s
Q output duty cycle (see Note 2) .....	1/200
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 3) .....	1025 mW
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C

NOTES: 1. Voltage values are with respect to GND.

2. Only one Q output should be on at a time.

3. For operation above 25°C free-air temperature, derate linearly to 656 mW at 70°C at the rate of 8.2 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4	5	6	V
Peak on-state Q output voltage, V <sub>O(on)</sub>				110	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC</sub> = 4 V	3.2			V
	V <sub>CC</sub> = 6 V	4.8			
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 4 V	0.8			V
	V <sub>CC</sub> = 6 V	1.2			
Output current, I <sub>O</sub> (T <sub>A</sub> = 25°C)		220			mA
Clock frequency, f <sub>clock</sub>		200			kHz
Pulse duration, clock high or low, t <sub>wCLK</sub>		1.5†			μs
Pulse duration, data, t <sub>wD</sub>		5			μs
Pulse duration, strobe, t <sub>wSTRB</sub>		2			μs
Setup time, data before clock+, t <sub>su</sub>		1			μs
Hold time, data after clock+, t <sub>h</sub>		1.2			μs
Operating free-air temperature, T <sub>A</sub>		0	70		°C

† The minimum clock period is 5 μs.

**electrical characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -0.1 mA	4.5			V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 180 mA	6	10		V
	I <sub>OL</sub> = 0.1 mA		0.5		
I <sub>O(off)</sub> Off-state output current	V <sub>OH</sub> = 110 V	1			μA
I <sub>OL</sub> Low-level output current	V <sub>OL</sub> = 16 V	220			mA
I <sub>IH</sub> High-level input current	V <sub>I</sub> = V <sub>CC</sub>	1			μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0	-1			μA
C <sub>i</sub> Input capacitance		15			pF
I <sub>CC</sub> Supply current	All Q outputs off	1			mA
	One Q output on	20	40		

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub> Propagation delay time, clock to serial output	C <sub>L</sub> = 15 pF	0.2	0.5		μs
t <sub>DHL</sub> Delay time, high-to-low-level Q output from strobe or clock inputs	C <sub>L</sub> = 150 pF,	0.2‡	0.6		μs
t <sub>DLH</sub> Delay time, low-to-high-level Q output from strobe or clock inputs	R <sub>L</sub> = 470 Ω,	0.35‡	1		μs
t <sub>THL</sub> Transition time, high-to-low-level Q output	See Figures 2 and 3	0.1	0.3		μs
t <sub>TLH</sub> Transition time, low-to-high-level Q output		0.35	1		μs

‡Typical values are for clock inputs. Typical times from strobe inputs will be less.




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS





FIGURE 2. SWITCHING CHARACTERISTICS

**PARAMETER MEASUREMENT INFORMATION**

**3**

**Display Drivers**

**ADVANCE INFORMATION**



NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 1.25 \mu s$ ,  $PRR \leq 200 \text{ kHz}$ ,  $t_r \leq 30 \text{ ns}$ ,  $t_f \leq 30 \text{ ns}$ ,  $Z_o = 50 \Omega$ .

B.  $C_L$  includes probe and jig capacitance.

**TEST CIRCUIT**

**FIGURE 3**

## TYPICAL CHARACTERISTICS




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

**TYPICAL CHARACTERISTICS**

**3**

Display Drivers

**ADVANCE INFORMATION**




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

# ADVANCE INFORMATION

# SN751508, SN751518 DC PLASMA DISPLAY DRIVERS

D2984, JANUARY 1987

- Each Device Drives 32 Lines
- –120-V P-N-P Open-Collector Parallel Outputs
- High-Speed Serially Shifted Data Inputs
- CMOS-Compatible Inputs
- Strobe and Sustain Inputs Provided
- Serial Data Output for Cascade Operation

## description

The SN751508 and SN751518 are monolithic integrated circuits designed to drive the data lines of a dc plasma panel display. The SN751518 pin sequence is reversed from the SN751508 for ease in printed circuit board layout.

Each device consists of two 16-bit shift registers, 32 latches, 32 OR gates, and 32 P-N-P open-collector output AND gates. Typically, a 32-bit data string is split into two 16-bit data strings externally and then entered in parallel into the shift registers on the high-to-low transition of the clock signal. A logic high signal on the Latch Enable input transfers the data from the shift registers to the inputs of 32 OR gates through the latches. Data present in the latch during the high-to-low transition of Latch Enable is stored. When the Strobe input is high, the latch is masked and a high will be placed on the data input of the output AND gates. When the Strobe input is low, and the Sustain input is high, data from the latches is reflected at the outputs. A logic low signal on the Sustain input will force all outputs to their off state. Drivers may be cascaded via the serial data outputs of the static shift registers. These outputs are not affected by the Latch Enable, Strobe, or Sustain inputs.

The SN751508 and the SN751518 are characterized from 0°C to 70°C.


3

Display Drivers


ADVANCE INFORMATION

## SN751508 . . . FT PACKAGE

(TOP VIEW)



(TOP VIEW)



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


Copyright © 1987, Texas Instruments Incorporated

TEXAS  
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**logic symbols<sup>†</sup>**

**SN751508**




**SN751518**



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**3**

**Display Drivers**

**ADVANCE INFORMATION**


FUNCTION	CONTROL INPUTS				SHIFT REGISTERS R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	STROBE	SUSTAIN			SERIAL SO1 SO2	Q1 THRU Q32
LOAD	↓ No ↓	X X	X X	X X	Load and shift <sup>†</sup> No change	Determined by Latch Enable <sup>‡</sup>	R31 R32	Determined by Sustain and Strobe
LATCH ENABLE	X X	L H	X X	X X	As determined above	Stored data New data	R31 R32	Determined by Sustain and Strobe
STROBE	X X	X X	L H	H H	As determined above	Determined by Latch Enable <sup>‡</sup>	R31 R32	LC1 thru LC32 All on (high)
SUSTAIN	X	X	X	L	As determined above	Determined by Latch Enable <sup>‡</sup>	R31 R32	All off

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition


<sup>†</sup>Each even-numbered shift register stage takes on the state of the next-lower even-numbered stage, and likewise each odd-numbered shift register stage takes on the state of the next-higher odd-numbered stage; i.e., R32 takes on the state of R30, R30 takes on the state of R28, . . . R4 takes on the state of R2, R2 takes on the state of Data In2, R31 takes on the state of R29, R29 takes on the state of R27, . . . R3 takes on the state of R1, and R1 takes on the state on Data In1.

<sup>‡</sup>New data enters the latches while Latch Enable is high. This data is stored while Latch Enable is low.

#### typical operating sequence



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	-0.4 to 7 V
On-state Q output voltage, V <sub>O</sub> . . . . .	-120 V to V <sub>CC</sub> +0.4 V
Input voltage . . . . .	-0.4 V to V <sub>CC</sub> +0.4 V
Serial output voltage . . . . .	-0.4 V to V <sub>CC</sub> +0.4 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	1025 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltages values are with respect to GND.

2. For operation above 25°C free-air temperature, derate linearly to 656 mW at 70°C at the rate of 8.2 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.5	5	5.5	V
Output voltage, $V_O$				-75	V
High-level input voltage, $V_{IH}$	$V_{CC} = 4.5\text{ V}$	3.6			V
	$V_{CC} = 5.5\text{ V}$	4.4			
Low-level input voltage, $V_{IL}$	$V_{CC} = 4.5\text{ V}$		0.9		V
	$V_{CC} = 5.5\text{ V}$		1		
Output current, $I_O$ ( $T_A = 25^\circ\text{C}$ )				-1.2	mA
Clock frequency, $f_{clock}$				5	MHz
Pulse duration, $t_w$ (see Figure 1)	Clock	75			ns
	Data In	160			
	Latch Enable	90			
	Strobe	2			$\mu\text{s}$
	Sustain	2			
Setup time, $t_{SU}$ (see Figure 1)	Data In before clock†	20			ns
	Clock low before latch enable†	50			
	Latch-Enable low before clock†	0			
	Latch-Enable high before strobe†	0			
	Latch-Enable high before sustain†	0			
Hold time, Data In after clock†, $t_h$ (see Figure 1)		50			$\mu\text{s}$
Operating free-air temperature, $T_A$		0	70		$^\circ\text{C}$

**electrical characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
	Q out	$I_{OH} = -0.5\text{ mA}$	$I_{OL} = 100\text{ }\mu\text{A}$				
VOH High-level output voltage	Serial Out	$V_{CC} = 5.5\text{ V}$	$I_{OH} = -100\text{ }\mu\text{A}$	4.3	4.6		V
			$I_{OH} = -20\text{ }\mu\text{A}$	4.4			
	Serial Out	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -100\text{ }\mu\text{A}$	3.4	3.6		
			$I_{OH} = -20\text{ }\mu\text{A}$	3.6			
VOL Low-level output voltage	Serial Out	$V_{CC} = 5.5\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.9	1.2	V
			$I_{OL} = 20\text{ }\mu\text{A}$		1.1		
	Serial Out	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.9	1.1	
			$I_{OL} = 20\text{ }\mu\text{A}$		0.9		
$I_{OH}$ High-level Q output current		$T_A = 25^\circ\text{C}$ , $V_O = 3\text{ V}$		-1.2			mA
$I_{OL}$ Low-level Q output current		$T_A = 25^\circ\text{C}$ , $V_O = -75\text{ V}$			-500		$\mu\text{A}$
$I_{IH}$ High-level input current		$T_A = 25^\circ\text{C}$ , $V_I = V_{CC}$			1		$\mu\text{A}$
$I_{IL}$ Low-level input current		$T_A = 25^\circ\text{C}$ , $V_I = 0$			-1		$\mu\text{A}$
$I_{CC}$ Supply current		All Q outputs high, $V_{CC} = 5.5\text{ V}$			17	25	mA
		All Q outputs low			3		
$C_i$ Input capacitance					15		pF


† All typical values are at  $T_A = 25^\circ\text{C}$ .

**switching characteristics  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd}$ Propagation delay time, Clock to Serial Out	$C_L = 15\text{ pF}$	100	150		ns
$t_{DLH}$ Delay time, low-to-high-level Q output from Sustain or Strobe			0.3‡	1	$\mu\text{s}$
$t_{DHL}$ Delay time, high-to-low-level Q output from Sustain or Strobe			1‡	2.5	$\mu\text{s}$
$t_{TLH}$ Transition time, low-to-high-level Q output	See Figures 1 and 2	2	5		$\mu\text{s}$
$t_{THL}$ Transition time, high-to-low-level Q output		11	18		$\mu\text{s}$

‡Typical values for delay times are measured from the Sustain input.


## PARAMETER MEASUREMENT INFORMATION



NOTE: Input  $t_r$  and  $t_f$  are less than or equal to 10 ns.

FIGURE 1. INPUT TIMING AND SWITCHING TIME VOLTAGE WAVEFORMS

**PARTICLE MEASUREMENT INFORMATION**




**TEST CIRCUIT**


- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 100$  ns, PRR  $\leq 5$  MHz,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $Z_0 = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2**


**TYPICAL CHARACTERISTICS**




**DELAY TIME, CLOCK TO SERIAL OUTPUT  
vs  
FREE-AIR TEMPERATURE**



**DELAY TIME, SUSTAIN INPUT TO Q OUTPUT,  
LOW TO HIGH**



**DELAY TIME, SUSTAIN INPUT TO Q OUTPUT,  
HIGH TO LOW**



**TYPICAL CHARACTERISTICS**

TRANSITION TIME, Q OUTPUT,  
LOW TO HIGH

vs

FREE-AIR TEMPERATURE




FIGURE 7

TRANSITION TIME, Q OUTPUT,  
HIGH TO LOW

vs

FREE-AIR TEMPERATURE




FIGURE 8

# TL4810BI, TL4810B VACUUM FLUORESCENT DISPLAY DRIVERS

D2715, DECEMBER 1984—REVISED FEBRUARY 1986

- **Each Device Drives 10 Lines**
- **60-V Output Voltage Rating**
- **40-mA Output Source Current**
- **High-Speed Serially-Shifted Data Input**
- **CMOS-Compatible Inputs**
- **Latches on All Driver Outputs**
- **Improved Direct Replacement for UCN4810A and TL4810A**



## description

The TL4810BI and TL4810B are monolithic BiFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large display arrays.

A 10-bit data word is serially loaded into the shift register on the positive-going transitions of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high and is latched when the latch enable is low. When the blanking input is high, all outputs are low.

Outputs are totem-pole structures formed by n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 70 volts and 40 milliamperes source-current capability. All inputs are compatible with CMOS and TTL levels, but each requires the addition of a pull-up resistor to V<sub>DD</sub> when driven by TTL logic.

The TL4810BI is characterized for operation from -40°C to 85°C. The TL4810B is characterized for operation from 0°C to 70°C.




NC—No internal connection

<sup>†</sup> BiFET—Bipolar, Double-Diffused, N-Channel and P-Channel MOS transistors on same chip—patented process.

# **TL4810BI, TL4810B VACUUM FLUORESCENT DISPLAY DRIVERS**


3 Display Drivers



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

### **logic diagram (positive logic)**



### FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R10 <sup>‡</sup>	LATCHES LC1 THRU LC10	OUTPUTS	
	CLOCK	LATCH-ENABLE	BLANK-ING			SERIAL	Q1 THRU Q10
LOAD	↑	X	X	Load and shift <sup>‡</sup>	Determined by Latch Enable <sup>§</sup>	R10	Determined by Blanking
	Not	X	X	No change	Determined by Latch Enable <sup>§</sup>	R10	Determined by Blanking
LATCH	X	L	X	As determined above	Stored data	R10	Determined by Blanking
	X	H	X	As determined above	New data	R10	Determined by Blanking
BLANK	X	X	H	As determined above	Determined by Latch Enable <sup>§</sup>	R10	All L
	X	X	L	As determined above	Determined by Latch Enable <sup>§</sup>	R10	LC1 thru LC10 respectively


H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

<sup>f</sup> Register R10 takes on the state of R9, R9 takes on the state of R8 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

**5 New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.**

**TL4810BI, TL4810B**  
**VACUUM FLUORESCENT DISPLAY DRIVERS**


**typical operating sequence**



**3**

**Display Drivers**

**schematics of inputs and outputs**



3

# **TL4810BI, TL4810B VACUUM FLUORESCENT DISPLAY DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Logic supply voltage, V <sub>DD</sub> (see Note 1) . . . . .	18 V
Driver supply voltage, V <sub>BB</sub> . . . . .	70 V
Output voltage . . . . .	70 V
Input voltage . . . . .	-0.3 V to V <sub>DD</sub> + 0.3 V
Continuous total dissipation at 25°C free air-temperature (see Note 2):	
DW package . . . . .	1150 mW
N package . . . . .	875 mW
Operating free-air temperature range: TL4810BI . . . . .	-40°C to 85°C
TL4810B . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to V<sub>SS</sub>.  
2. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

## DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
DW	1150	9.2 mW/°C	25 °C
N	875	7.0 mW/°C	25 °C

#### **recommended operating conditions**

PARAMETER	TL4810B			TL4810B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{DD}$	4.75	15.75	4.75	15.75			V
Supply voltage, $V_{BB}$		5	60	5	60		V
Supply voltage, $V_{SS}$			0		0		V
High-level input voltage, $V_{IH}$	for $V_{DD} = 5\text{ V}$	3.5	5.3	3.5	5.3		V
	for $V_{DD} = 15\text{ V}$	13.5	15.3	13.5	15.3		
Low-level input voltage, $V_{IL}$	-0.3 <sup>†</sup>	0.8	-0.3 <sup>†</sup>	0.8			V
Continuous high-level output current, $I_{OH}$		-25			-25		mA
Operating free-air temperature, $T_A$	-40	85	0		70		°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltages only.

**TL4810BI, TL4810B  
VACUUM FLUORESCENT DISPLAY DRIVERS**

**electrical characteristics over recommended operating free-air temperature range,  $V_{DD} = 5\text{ V}$  to  $15\text{ V}$ ,  $V_{BB} = 60\text{ V}$ ,  $V_{SS} = 0$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>	TL4810BI			TL4810B			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{OH}$ High-level output voltage	Q outputs	$I_{OH} = -25\text{ mA}$	57.5	58	57.5	58			V
	Serial output	$V_{DD} = 5\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$ $V_{DD} = 15\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$	4	4.5	4	4.5			
$V_{OL}$ Low-level output voltage	Q outputs	$I_{OH} = 1\text{ }\mu\text{A}$ , Blanking input at $V_{DD}$	0.5	1	0.5	1			V
	Serial output	$V_{DD} = 5\text{ V}$ , $I_{OL} = 100\text{ }\mu\text{A}$ $V_{DD} = 15\text{ V}$ , $I_{OL} = 100\text{ }\mu\text{A}$	0.05	0.1	0.05	0.1			
$I_{OL}$ Low-level Q output current (pull-down current)	$V_O = 60\text{ V}$ , Blanking input at $V_{DD}$ , $T_A = \text{MIN to } 70^\circ\text{C}$			2.5	3.7	2.5	3.7		mA
	$V_O = 60\text{ V}$ , Blanking input at $V_{DD}$ , $T_A = 85^\circ\text{C}$			2					
$I_{O(\text{off})}$ Off-state output current	$V_O = 0$ , Blanking input at $V_{DD}$ , $T_A = \text{MAX}$			-1	-15	-1	-15		$\mu\text{A}$
$I_H$ High-level input current	$V_I = V_{DD}$			30	50	30	50		$\mu\text{A}$
$I_{BB}$ Supply current from $V_{BB}$	All outputs low			0.5	1	0.5	1		mA
	All outputs high, $T_A = 0^\circ\text{C}$ to MAX			2.7	4	2.7	4		
	All outputs high, $T_A = -40^\circ\text{C}$			5					
$I_{DD}$ Supply current from $V_{DD}$	All inputs at 0 V,	$V_{DD} = 5\text{ V}$	10	50	10	50			$\mu\text{A}$
	One Q output high	$V_{DD} = 15\text{ V}$	10	100	10	100			
	All inputs at 0 V,	$V_{DD} = 5\text{ V}$	10	50	10	50			
	All outputs low	$V_{DD} = 15\text{ V}$	10	100	10	100			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $T_A = 25^\circ\text{C}$ , except for  $I_O$ .

**timing requirements over recommended operating free-air temperature range**

PARAMETER	$V_{DD} = 5\text{ V}$		$V_{DD} = 15\text{ V}$		UNIT
	MIN	MAX	MIN	MAX	
$t_{w(CKH)}$ Pulse duration, clock high	250		50		ns
$t_{w(LEH)}$ Pulse duration, latch enable high	250		50		ns
$t_{su(D)}$ Setup time, data before clock↑	125		25		ns
$t_{h(D)}$ Hold time, data after clock↑	125		25		ns
$t_{CKH-LEH}$ Delay time, clock ↑ to latch enable high	125		25		ns

**switching characteristics,  $V_{BB} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	MIN	TYP	MAX	UNIT
$t_{pd}$ Propagation delay time, latch enable to output	1		0.5	$\mu\text{s}$

# TL4810BI, TL4810B VACUUM FLUORESCENT DISPLAY DRIVERS

## PART NUMBER INFORMATION

3

Display Drivers




FIGURE 1. INPUT TIMING




FIGURE 2. OUTPUT SWITCHING TIMES

## THERMAL INFORMATION

### DW PACKAGE DUTY CYCLE

vs

### FREE-AIR TEMPERATURE




FIGURE 3

### N PACKAGE DUTY CYCLE

vs

### FREE-AIR TEMPERATURE




FIGURE 4

# TL5812I, TL5812 VACUUM FLUORESCENT DISPLAY DRIVERS

D2914, OCTOBER 1985—REVISED AUGUST 1986

- Drives Up to 20 Lines
- 70-V Output Voltage Swing Capability
- 40-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- CMOS-Compatible Inputs
- Direct Replacement for Sprague UCN5812A

## description

The TL5812I and TL5812 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). Each device features a serial data output to cascade additional devices for large display arrays.


A 20-bit data word is serially loaded into the shift register on the low-to-high transition of the clock input. Parallel data is transferred to the output buffers through a 20-bit D-type latch while the Latch Enable input is high and is latched when the Latch Enable input is low. When the blanking input is high, all outputs are low.

The outputs are totem-pole structures formed by n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 70 volts and a source-current capability of 40 milliamperes. All inputs are CMOS compatible.

The TL5812I is characterized for operation from -40°C to 85°C. The TL5812 is characterized for operation from 0°C to 70°C.


## N DUAL-IN-LINE PACKAGE

(TOP VIEW)



## FN PACKAGE

(TOP VIEW)



<sup>†</sup> BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip — patented process.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1985, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TL5812I, TL5812 VACUUM FLUORESCENT DISPLAY DRIVERS

3


Display Drivers

logic symbol†



† This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# TL5812I, TL5812 VACUUM FLUORESCENT DISPLAY DRIVERS

FUNCTION TABLE


FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R20	LATCHES LC1 THRU LC20	OUTPUTS	
	CLOCK	LATCH ENABLE	BLANK- ING			SERIAL	Q1 THRU Q20
LOAD	↑ Not	X X	X X	Load and shift <sup>‡</sup> No change	Determined by Latch Enable <sup>§</sup>	R20 R20	Determined by Blanking
LATCH	X X	L H	X X	As determined above As determined above	Stored data New data	R20 R20	Determined by Blanking
BLANK	X X	X X	H L	As determined above As determined above	Determined by Latch Enable <sup>§</sup>	R20 R20	All L LC1 thru LC20, respectively

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.


<sup>‡</sup>R20 takes on the state of R19, R19 takes on the state of R18, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>§</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

### typical operating sequence



### schematics of inputs and outputs



# TL5812I, TL5812 VACUUM FLUORESCENT DISPLAY DRIVERS

3

Display Drivers

absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, $V_{DD}$ (see Note 1)	.....	15 V
Supply voltage, $V_{BB}$	.....	70 V
Output voltage, $V_O$	.....	70 V
Input voltage, $V_I$	.....	-0.3 V to $V_{DD} + 0.3$ V
Output current, $I_O$	.....	-40 mA
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2):		
N package	.....	1150 mW
FN package	.....	1400 mW
Operating free-air temperature range:		
TL5812I	.....	-40°C to 85°C
TL5812	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C

NOTES 1. All voltage values are with respect to  $V_{SS}$ .

2. For operation above 25°C free-air temperature, derate the N package linearly to 598 mW at 85°C or to 736 mW at 70°C at the rate of 9.2 mW/°C. Derate the FN package to 728 mW at 85°C or to 896 mW at 70°C at the rate of 11.2 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$		4.5	15	15	V
Supply voltage, $V_{BB}$		0	60	60	V
Supply voltage, $V_{SS}$			0	0	V
High-level input voltage, $V_{IH}$		$V_{DD} - 1.5$	$V_{DD} + 0.3$	$V_{DD} + 0.3$	V
Low-level input voltage, $V_{IL}$		-0.3 <sup>†</sup>	0.8	0.8	V
High-level output current, $I_{OH}$			-40	-40	mA
Operating free-air temperature, $T_A$	TL5812I	-40	85	85	°C
	TL5812	0	70	70	

<sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels.

## electrical characteristics over operating free-air temperature range, $V_{DD} = 5$ V to 15 V, $V_{BB} = 60$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	Q outputs	$I_{OH} = -25$ mA	57.5	58.2		V
	Serial outputs	$V_{DD} = 5$ V, $I_{OH} = -20 \mu A$	4.5	4.9		
		$V_{DD} = 15$ V, $I_{OH} = -20 \mu A$	14.5	14.9		
VOL	Q outputs	$I_{OL} = 1$ mA, Blanking at $V_{DD}$	0.7	1.5		V
	Serial outputs	$V_{DD} = 5$ V, $I_{OL} = 20 \mu A$	0.06	0.3		
		$V_{DD} = 15$ V, $I_{OL} = 20 \mu A$	0.03	0.3		
I <sub>IH</sub>	High-level input current	$V_I = V_{DD}$	0.3	1	1	μA
I <sub>IL</sub>	Low-level input current	$V_I = 0$	-0.3	-1	-1	μA
I <sub>OL</sub>	Low-level output current (pull down current)	$V_O = 60$ V, Blanking at $V_{DD}$	2.5	3.2	3.2	mA
I <sub>O(off)</sub>	Off-state output current	$V_O = 0$ , Blanking at $V_{DD}$	< -1	-15	-15	μA
I <sub>BB</sub>	Supply current from $V_{BB}$	Outputs high	3.5	8	8	mA
		Outputs low	0.02	0.5	0.5	
I <sub>DD</sub>	Supply current from $V_{DD}$	$V_{DD} = 5$ V	1.5	3	3	mA
		$V_{DD} = 15$ V	1.7	4	4	



<sup>†</sup> All typical characteristics are at  $T_A = 25^\circ\text{C}$ .

**TL5812I, TL5812  
VACUUM FLUORESCENT DISPLAY DRIVERS**
**timing requirements over operating free-air temperature range**

PARAMETER		MIN	MAX	UNIT
$t_{wCKH}$	Pulse duration, clock high	$V_{DD} = 5\text{ V}$	500	ns
		$V_{DD} = 15\text{ V}$	100	
$t_{wLEH}$	Pulse duration, latch enable high	$V_{DD} = 5\text{ V}$	500	ns
		$V_{DD} = 15\text{ V}$	100	
$t_{suD}$	Setup time, data before clock↑	$V_{DD} = 5\text{ V}$	150	ns
		$V_{DD} = 15\text{ V}$	75	
$t_{hD}$	Hold time, data after clock↑	$V_{DD} = 5\text{ V}$	150	ns
		$V_{DD} = 15\text{ V}$	75	
$t_{CKH-LEH}$	Delay time, clock↑ to latch enable high	$V_{DD} = 5\text{ V}$	150	ns
		$V_{DD} = 15\text{ V}$	75	

**switching characteristics,  $V_{BB} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER		MIN	TYP	MAX	UNIT
$t_{pd}$	Propagation delay time, latch enable to output	$V_{DD} = 5\text{ V}$	.2.2	0.8	$\mu\text{s}$
		$V_{DD} = 15\text{ V}$			

**PARAMETER MEASUREMENT INFORMATION**

**FIGURE 1. INPUT TIMING**

**FIGURE 2. OUTPUT SWITCHING TIMES**

# TL5812I, TL5812 VACUUM FLUORESCENT DISPLAY DRIVERS

3

Display Drivers

## THERMAL INFORMATION




FIGURE 3

# UCN4810A

## VACUUM FLUORESCENT DISPLAY DRIVER

D2676, OCTOBER 1982—REVISED NOVEMBER 1986

- Each Device Drives 10 Lines
- 60-V Output Voltage Rating
- 40-mA Output Source Current
- High-Speed Serially-Shifted Data Input
- CMOS-Compatible Inputs
- Latches on All Driver Outputs
- Designed to be Interchangeable with Sprague UCN4810A

### description



The UCN4810A is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). This device features a serial data output to cascade additional devices for large display arrays.

A 10-bit data word is serially loaded into the shift register on the positive-going transitions of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high and will be latched when the latch enable is low. When the blanking input is high, all outputs are low.


Outputs are totem-pole structures formed by n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 60 volts, and 40 milliamperes source-current capability. All inputs are compatible with CMOS and TTL levels, but each requires the addition of a pull-up resistor to V<sub>DD</sub> when driven by TTL logic.

The UCN4810A is characterized for operation from 0°C to 70°C.

### logic symbol<sup>‡</sup>



### logic diagram (positive logic)



<sup>†</sup> BIDFET — Bipolar Double-Diffused, N-Channel and P-Channel MOS transistors on same chip — patented process.

<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# UCN4810A VACUUM FLUORESCENT DISPLAY DRIVER

3

Display Drivers

FUNCTION TABLE


FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R10	LATCHES LC1 THRU LC10†	OUTPUTS	
	CLOCK	LATCH ENABLE	BLANK- ING			SERIAL	Q1 THRU Q10
LOAD	↑ No ↑	X X	X X	Load and shift* No change	Determined by Latch Enable† Determined by Latch Enable†	R10* R10	Determined by Blanking Determined by Blanking
LATCH	X X	L H	X X	As determined above As determined above	Stored data New data	R10 R10	Determined by Blanking Determined by Blanking
BLANK	X X	X X	H L	As determined above As determined above	Determined by Latch Enable† Determined by Latch Enable†	R10 R10	All L LC1 thru LC12 respectively

H = high level, L = low level, X = irrelevant, † = low-to-high-level transition.


\* New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

\* R10 takes on the state of R9, R9 takes on the state of R8 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## typical operating sequence



## schematics of inputs and outputs



# UCN4810A VACUUM FLUORESCENT DISPLAY DRIVER

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, $V_{DD}$ (see Note 1) .....	18 V
Driver supply voltage, $V_{BB}$ .....	60 V
Output voltage .....	60 V
Input voltage .....	-0.3 V to $V_{DD}$ + 0.3 V
Continuous output current .....	40 mA
Continuous total dissipation at 25°C free-air temperature (see Note 2) .....	1150 mW
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C

NOTES: 1. Voltage values are with respect to  $V_{SS}$ .

2. For operation above 25°C free-air temperature, derate linearly to 736 mW at 70°C at the rate of 9.2 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$		4.75	15.75		V
Supply voltage, $V_{BB}$		5	60		V
Supply voltage, $V_{SS}$		0			V
High-level input voltage, $V_{IH}$	for $V_{DD} = 5$ V	3.5	5.3		V
	for $V_{DD} = 15$ V	13.5	15.3		
Low-level input voltage, $V_{IL}$		-0.3 <sup>†</sup>	0.8		V
Continuous high-level output current, $I_{OH}$			-25		mA
Operating free-air temperature, $T_A$		0	70		°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics, $V_{DD} = 4.75$ V to 15.75 V, $V_{BB} = 60$ V, $V_{SS} = 0$ , $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$I_{OH}$	High-level output voltage	57.5		V
$I_{OL}$	Low-level output voltage	1		V
$I_{OL}$	Low-level output current (pull-down current)	0.4	0.85	mA
$I_{O(off)}$	Off-state output current	15		μA
$I_{IH}$	High-level input current	0.1		mA
$r_i$	Input resistance	50		kΩ
$r_o$	Output resistance	20		kΩ
$I_{BB}$	Supply current from $V_{BB}$	6		
$I_{DD}$	Supply current from $V_{DD}$	13	1.3	mA
	All outputs high	1		
	All outputs low	3		
	All inputs at 0 V,	0.1		
	One output high	0.2		
	All inputs at 0 V,			
	All outputs low			

# UCN4810A VACUUM FLUORESCENT DISPLAY DRIVER

timing requirements for  $V_{DD} = 5\text{ V}$  and  $V_{DD} = 15\text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

PARAMETER	$V_{DD} = 5\text{ V}$		$V_{DD} = 15\text{ V}$		UNIT
	MIN	MAX	MIN	MAX	
Pulse duration, clock high, $t_w(\text{CKH})$	1000	250			ns
Pulse duration, latch enable high, $t_w(\text{LEH})$	500	300			ns
Setup time, data before clock $\uparrow$ , $t_{su}(D)$	250	150			ns
Hold time, data after clock $\uparrow$ , $t_h(D)$	250	150			ns
Delay time, clock $\uparrow$ to latch enable high, $t_{CKH-LEH}$	1000	400			ns

3

switching characteristics,  $V_{DD} = 5\text{ V}$  or  $15\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	MIN	TYP	MAX	UNIT
$t_{pd}$ Propagation delay time, latch enable to output	1			$\mu\text{s}$

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING





FIGURE 2. OUTPUT SWITCHING TIMES

## THERMAL INFORMATION



## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A** Power Derating Curves

**A**

## **Appendix B** Ordering Instructions Mechanical Data IC Sockets

**B**

## **Appendix C** Explanation of Logic Symbols

**C**

## 4

### Line Drivers/Receivers

# LINE DRIVERS AND RECEIVERS CROSS-REFERENCE GUIDE

## CROSS-REFERENCE GUIDE (manufacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

AMD	SUGGESTED TI REPLACEMENT	PAGE NO.	FAIRCHILD	SUGGESTED TI REPLACEMENT	PAGE NO.
AM26LS31C	AM26LS31C	4-5	μA9637AC	uA9637AC	4-529
AM26LS32C	AM26LS32AC	4-13	μA9637AM	uA9637AM	4-529
AM26LS33C	AM26LS33AC	4-13	μA9638C	uA9638C	4-535
AM26S10C	AM26S10C	4-23	μA9639AC	uA9639C	4-539
AM26S10M	AM26S10M	4-23	μA9640C	AM26S10C	4-23
AM26S11C	AM26S11C	4-23	μA9640M	AM26S10M	4-23
AM26S11M	AM26S11M	4-23	μA9641C	AM26S11C	4-23
			μA9641M	AM26S11M	4-23
FAIRCHILD	SUGGESTED TI REPLACEMENT	PAGE NO.	MOTOROLA	SUGGESTED TI REPLACEMENT	PAGE NO.
μA1488C	SN75188	4-391	AM26LS31	AM26LS31C	4-5
μA1489AC	SN75189A	4-397	AM26LS32	AM26LS32AC	4-13
μA1489C	SN75189	4-397	MC1488	SN75188	4-391
μA26LS31C	AM26LS31C	4-5	MC1489	SN75189	4-397
μA26LS32C	AM26LS32AC	4-13	MC3446A	MC3446	4-31
μA3486C	MC3486	4-47	MC3450	MC3450	4-35
μA3487C	MC3487	4-53	MC3452	MC3452	4-35
μA55107AM	SN55107A	4-73	MC3453	MC3453	4-43
μA55107BM	SN55107B	4-73	MC3481	SN75ALS126	4-43
μA55108AM	SN55108A	4-73	MC3485	SN75ALS130	4-43
μA55108M	SN55108B	4-73	MC3486	MC3486	4-47
μA55110M	SN55110A	4-89	MC3487	MC3487	4-53
μA55121M	SN55121	4-143	MC55107	SN55107A	4-73
μA55122M	SN55122	4-147	MC75107	SN75107A	4-73
μA75107AC	SN75107A	4-73	MC75108	SN75108A	4-73
μA75108AC	SN75108A	4-73	MC75125	SN75125	4-163
μA75108BC	SN75108B	4-73	MC75127	SN75127	4-163
μA75108C	SN75107B	4-73	MC75128	SN75128	4-169
μA75110C	SN75110A	4-89	MC75129	SN75129	4-169
μA75150C	SN75150	4-205	MC75140	SN75140	4-191
μA75154C	SN75154	4-237	MC75110	SN75110A	4-89
μA8T13C	SN75121	4-143	SN75172	SN75172	4-319
μA8T13M	SN55121	4-143	SN75173	SN75173	4-327
μA8T14C	SN75122	4-147	SN75174	SN75174	4-335
μA8T14M	SN55122	4-147	SN75175	SN75175	4-343
μA8T23C	SN75123	4-153	SN75176	SN75176B	4-351
μA8T24C	SN75124	4-157	SN75177	SN75177B	4-361
μA9614C	SN75114	4-113	SN75178	SN75178B	4-361
μA9614M	SN55114	4-113			
μA9615C	SN75115	4-121			
μA9615M	SN55115	4-121			
μA96172C	SN75172	4-319			
μA96173C	SN75173	4-327			
μA96174C	SN75174	4-335			
μA96175C	SN75175	4-343			
μA96176	SN75176B	4-351			
μA96177	SN75177B	4-361			
μA96178	SN75178B	4-361			
μA9636AC	uA9636AC	4-523			

# LINE DRIVERS AND RECEIVERS CROSS-REFERENCE GUIDE

NATIONAL	SUGGESTED TI REPLACEMENT	PAGE NO.	SIGNETICS	SUGGESTED TI REPLACEMENT	PAGE NO.
DS1488	SN75188	4-391	8T125	SN75125	4-163
DS1489	SN75189	4-397	8T126	SN75ALS126	4-163
DS1489A	SN75189A	4-397	8T127	SN75127	4-163
DS26LS31	AM26LS31C	4-5	8T128	SN751284-169	
DS26LS32	AM26LS32AC	4-13	8T129	SN75129	4-169
DS26LS32M	AM26LS32AM	4-13	8T13	SN75121	4-143
DS26LS33C	AM26LS33AC	4-13	8T14	SN75122	4-147
DS26LS33M	AM26LS33AM	4-13	8T23	SN75123	4-153
DS26S10C	AM26S10C	4-23	8T24	SN75124	4-157
DS26S10M	AM26A10M	4-23	8T26	N8T26	4-57
DS26S11C	AM26S11C	4-23	DM7920	SN55182	4-377
DS26S11M	AM26S11M	4-23	DM7830	SN55183	4-385
DS3486	MC3486	4-47	DM8820	SN75182	4-377
DS3487	MC3487	4-53	DM8830	SN75183	4-385
DS55107	SN55107B	4-73	MC1488	SN75188	4-391
DS55108	SN55108	4-73	MC1489	SN75189	4-397
DS55109	SN55109A	4-89	MC1489A	SN75189A	4-397
DS55110	SN55110A	4-89			
DS55113	SN55113	4-101			
DS55114	SN55114	4-113			
DS55115	SN55115	4-121			
DS55121	SN55121	4-143			
DS55122	SN55122	4-147			
DS75107	SN75107B	4-73			
DS75108	SN75108B	4-73			
DS75109	SN75109A	4-89			
DS75110	SN75110A	4-89			
DS75113	SN75113	4-101			
DS75114	SN75114	4-113			
DS75115	SN75115	4-121			
DS75121	SN75121	4-143			
DS75122	SN75122	4-147			
DS75123	SN75123	4-153			
DS75124	SN75124	4-157			
DS75125	SN75125	4-163			
DS75127	SN75127	4-163			
DS75128	SN75128	4-169			
DS75129	SN75129	4-169			
DS75150	SN75150	4-205			
DS75154	SN75154	4-237			
DS75207	SN75207B	4-405			
DS75207	SN75207	4-405			
DS75208	SN75208	4-405			
DS75208	SN75208B	4-405			
DS75108	SN75108B	4-73			
DS7820A	SN55182	4-377			
DS78220	SN55182	4-377			
DS7830	SN55183	4-385			
DS8820	SN75182	4-377			
DS8820A	SN75182	4-377			
DS8830	SN75183	4-385			

# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

D2433, JANUARY 1979—REVISED OCTOBER 1986


- Meets EIA Standard RS-422-A
- Operates from a Single 5-V Supply
- TTL Compatible
- Complementary Outputs
- High Output Impedance in Power-Off Conditions
- Complementary Output Enable Inputs

## description

The AM26LS31M and AM26LS31C are quadruple complementary-output line drivers designed to meet the requirements of EIA Standard RS-422-A and Federal Standard 1020. The three-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.

The AM26LS31M is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The AM26LS31C is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


## logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

AM26LS31M . . . J PACKAGE  
AM26LS31C . . . D, J, OR N PACKAGE

(TOP VIEW)



AM26LS31M . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES		OUTPUTS	
	G	̄G	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

H = high level

L = low level

X = irrelevant

Z = high impedance (off)

4

Line Drivers/Receivers

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# **AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS**

4


## Line Drivers/Receivers

Pin numbers shown are for D, J, and N packages.

schematic (each driver)



Pin numbers shown are for D, J, and N packages.



# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

	AM26LS31M	AM26LS31C	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	7	V
Input voltage	7	7	V
Output off-state voltage	5.5	5.5	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	D package	950	mW
	FK package	1375	
	J package	1375	
	N package	1150	
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C

- NOTES: 1. All voltage values, except differential output voltage  $V_{OD}$ , are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, AM26LS31M chips are alloy mounted and AM26LS31C chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

## recommended operating conditions

	AM26LS31M			AM26LS31C			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.5	V
High-level input voltage, $V_{IH}$		2			2		V
Low-level input voltage, $V_{IL}$			0.8			0.8	V
High-level output current, $I_{OH}$			-20			-20	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55	125	0	0	70	°C	

# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $I_{OH} = -20 \text{ mA}$	2.5			V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $I_{OL} = 20 \text{ mA}$		0.5		V
$I_{OZ}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}$ , $V_O = 0.5 \text{ V}$		-20		
	$V_{CC} = \text{MAX}$ , $V_O = 2.5 \text{ V}$	20		20	$\mu\text{A}$
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$		0.1		$\text{mA}$
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$		20		$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-0.36		$\text{mA}$
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-30	-150		$\text{mA}$
$I_{CC}$ Supply current (both drivers)	$V_{CC} = \text{MAX}$ , All outputs disabled	32	80		$\text{mA}$

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## 4


### Line Drivers/Receivers

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , See Figure 1, S1 and S2 open	14	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output		14	20		ns
Output-to-output skew		1	6		ns
$t_{PZH}$ Output enable time to high level	$C_L = 30 \text{ pF}$ , $R_L = 75 \Omega$ , See Figure 1	25	40		ns
$t_{PZL}$ Output enable time to low level	$C_L = 30 \text{ pF}$ , $R_L = 180 \Omega$ , See Figure 1	37	45		ns
$t_{PHZ}$ Output disable time from high level	$C_L = 10 \text{ pF}$ , See Figure 1, S1 and S2 closed	21	30		ns
$t_{PLZ}$ Output disable time from low level		23	35		ns

# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION




PROPAGATION DELAY TIMES AND SKEW



ENABLE AND DISABLE TIMES

VOLTAGE WAVEFORMS



TEST CIRCUIT

- NOTES:
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx 50 \Omega$ ,  $t_r \leq 15$  ns, and  $t_f \leq 6$  ns.
  - When measuring propagation delay times and skew, switches S1 and S2 are open.
  - Each enable is tested separately.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5


<sup>†</sup>Data for temperature below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  are applicable to AM26LS31M circuits only.

NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

**AM26LS31M, AM26LS31C  
QUADRUPLE DIFFERENTIAL LINE DRIVERS**


**TYPICAL CHARACTERISTICS†**

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE




**FIGURE 6**

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




**FIGURE 7**

LOW-LEVEL OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE



**FIGURE 8**

LOW-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT



**FIGURE 9**

†Data for temperature below 0°C and above 70°C are applicable to AM26LS31M circuits only.

NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

# AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 10




FIGURE 11

<sup>†</sup>Data for temperature below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  are applicable to AM26LS31M circuits only.

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

D2434, OCTOBER 1980—REVISED SEPTEMBER 1986

- AM26LS32A Meets EIA Standards RS-422-A and RS-423-A
- AM26LS32A has  $\pm 7\text{-V}$  Common-Mode Range with  $\pm 200\text{-mV}$  Sensitivity
- AM26LS33A has  $\pm 15\text{-V}$  Common-Mode Range with  $\pm 500\text{ mV}$  Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operates from a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output Enable Inputs
- Input Impedance . . . 12 k $\Omega$  Min
- Designed to be Interchangeable with Advanced Micro Devices AM26LS32C and AM26LS33C

## description

The AM26LS32A and AM26LS33A are quadruple line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. Three-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that if the inputs are open, the outputs will always be high.

Compared to the AM26LS32C and the AM26LS33C, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this will not affect interchangeability in most applications.

The AM26LS32AM and the AM26LS33AM are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The AM26LS32AC and AM26LS33AC are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

## FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUT	ENABLES G $\bar{G}$	OUTPUT
$V_{ID} \geq V_{TH}$	H X	H
	X L	H
$V_{TL} \leq V_{ID} \leq V_{TH}$	H X	?
	X L	?
$V_{ID} \leq V_{TL}$	H X	L
	X L	L
X	L H	Z

H = high level, L = low level, X = irrelevant

Z = high impedance (off), ? = indeterminate

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1980, Texas Instruments Incorporated




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

logic symbol<sup>†</sup>



logic diagram (positive logic)




4

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

## Line Drivers/Receivers



# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

		AM26LS32AM AM26LS33AM	AM26LS32AC AM26LS33AC	UNIT
Supply voltage, $V_{CC}$ (see Note 1)		7	7	V
Input voltage, any differential input		$\pm 25$	$\pm 25$	V
Differential input voltage (see Note 2)		$\pm 25$	$\pm 25$	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	D package		950	mW
	FK package	1375		
	J package	1375	1025	
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or N package		260	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.  
 2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package,  
 AM26LS32AM and AM26LS33AM chips are alloy mounted and AM26LS32AC and AM26LS33AC chips are glass mounted.  
 In the N package, use the 9.2 mW/°C curve.

## recommended operating conditions

		AM26LS32AM AM26LS33AM	AM26LS32AC AM26LS33AC	UNIT				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			2			V
Low-level input voltage, $V_{IL}$			0.8			0.8		V
Common-mode input voltage, $V_{IC}$	AM26LS32AM, AM26LS32AC		$\pm 7$		$\pm 7$		$\pm 7$	V
	AM26LS33AM, AM26LS33AC		$\pm 15$		$\pm 15$		$\pm 15$	V
High-level output current, $I_{OH}$			-440			-440		$\mu A$
Low-level output current, $I_{OL}$			8			8		mA
Operating free-air temperature, $T_A$		-55	125	0	0	70		°C

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

**electrical characteristics over recommended ranges of V<sub>CC</sub>, V<sub>IC</sub>, and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>TH</sub> Differential input high-threshold voltage	V <sub>O</sub> = V <sub>OH</sub> min, I <sub>OH</sub> = -440 μA	AM26LS32A	0.2	0.5	V
		AM26LS33A	0.5		
V <sub>TL</sub> Differential input low-threshold voltage	V <sub>O</sub> = 0.45 V, I <sub>OL</sub> = 8 mA	AM26LS32A	-0.2‡	-0.5‡	V
		AM26LS33A	-0.5‡		
V <sub>phys</sub> Hysteresis, V <sub>T+</sub> - V <sub>T-</sub> §			50		mV
V <sub>I<sub>K</sub></sub> Enable input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>ID</sub> = 1 V, V <sub>I(G)</sub> = 0.8 V, I <sub>OH</sub> = -440 μA	'32AM, '33AM	2.5	2.7	V
		'32AC, '33AC	2.7		
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>ID</sub> = -1 V, V <sub>I(G)</sub> = 0.8 V	I <sub>OL</sub> = 4 mA	0.4	0.45	V
		I <sub>OL</sub> = 8 mA	0.45		
I <sub>OZ</sub> Off-state (high-impedance-state) output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4 V	20	-20	μA
		V <sub>O</sub> = 0.4 V	-20		
I <sub>I</sub> Line input current	V <sub>I</sub> = 15 V, Other input at -10 V to 15 V V <sub>I</sub> = -15 V, Other input at -15 V to 10 V		1.2	-1.7	mA
			1.2		
I <sub>I(EN)</sub> Enable input current	V <sub>I</sub> = 5.5 V		100		μA
I <sub>IH</sub> High-level enable current	V <sub>I</sub> = 2.7 V		20		μA
I <sub>IL</sub> Low-level enable current	V <sub>I</sub> = 0.4 V		-0.36		mA
r <sub>i</sub> Input resistance	V <sub>IC</sub> = -15 V to 15 V, One input to AC ground	12	15		kΩ
I <sub>OS</sub> Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = MAX	-15	-85		mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, All outputs disabled	52	70		mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and V<sub>IC</sub> = 0.

<sup>‡</sup>The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figures 10 and 11.



<sup>†</sup>Not more than one output should be shorted at a time.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF, See Figure 1	20	35	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		22	35	ns	
t <sub>PZH</sub> Output enable time to high level	C <sub>L</sub> = 15 pF, See Figure 1	17	22	ns	
t <sub>PZL</sub> Output enable time to low level	C <sub>L</sub> = 15 pF, See Figure 1	20	25	ns	
t <sub>PHZ</sub> Output disable time from high level	C <sub>L</sub> = 5 pF, See Figure 1	21	30	ns	
t <sub>PLZ</sub> Output disable time from low level	C <sub>L</sub> = 5 pF, See Figure 1	30	40	ns	

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS


## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Enable G is tested with  $\bar{G}$  high;  $\bar{G}$  is tested with G low.



**VOLTAGE WAVEFORMS FOR  $t_{PLH}$ ,  $t_{PHL}$**



**FIGURE 1**

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4






FIGURE 5

# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS


## TYPICAL CHARACTERISTICS




**FIGURE 6**



**FIGURE 8**



**FIGURE 7**



**FIGURE 9**

# AM26LS32AM, AM26LS33AM, AM2LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS

**AM26LS32A**  
OUTPUT VOLTAGE




FIGURE 10

**AM26LS33A**  
OUTPUT VOLTAGE




FIGURE 11

INPUT CURRENT  
vs  
INPUT VOLTAGE





FIGURE 12

**AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS**

**TYPICAL APPLICATION**



\* $R_T$  equals the characteristic impedance of the line.

**FIGURE 13. CIRCUIT WITH MULTIPLE RECEIVERS**

## 4

### Line Drivers/Receivers


# AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS

D2298, JANUARY 1977—REVISED SEPTEMBER 1986

- Schottky Circuitry for High Speed, Typical Propagation Delay Time . . . 12 ns
- Drivers Feature Open-Collector Outputs for Party-Line (Data Bus) Operation
- Driver Outputs Can Sink 100 mA at 0.8 V Maximum
- P-N-P Inputs for Minimal Input Loading
- Designed to be Interchangeable with Advanced Micro Devices AM26S10 and AM26S11


AM26S10M, AM26S11M . . . J PACKAGE  
AM26S10C, AM26S11C . . . D, J, OR N PACKAGE

(TOP VIEW)



AM26S10M, AM26S11M . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

## description

The AM26S10 and AM26S11 are quadruple bus transceivers utilizing Schottky-diode-clamped transistors for high speed. The drivers feature open-collector outputs capable of sinking 100 mA at 0.8 V maximum. The driver and strobe inputs use p-n-p transistors to reduce the input loading.

The driver of the AM26S10 is inverting; the driver of the AM26S11 is noninverting. Each device has two ground connections for improved ground current-handling capability. For proper operation, the ground pins should be tied together.

The AM26S10M and AM26S11M are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The AM26S10C and AM26S11C are characterized for operation over the temperature range of  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**AM26S10**  
**FUNCTION TABLE**  
(TRANSMITTING)

INPUTS		OUTPUTS	
S	D	B	R
L	H	L	H
L	L	H	L

**AM26S11**  
**FUNCTION TABLE**  
(TRANSMITTING)

INPUTS		OUTPUTS	
S	D	B	R
L	H	H	L
L	L	L	H


**AM26S10 AND AM26S11**  
**FUNCTION TABLE**  
(RECEIVING)

S	B	D	OUTPUT	
			R	X
H	H	X	L	
H	L	X		H

H = high level, L = low level, X = irrelevant

# AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS

## logic symbols<sup>†</sup>





<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

4

Line Drivers/Receivers


## logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.

# AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS

schematic (each transceiver)



# **AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. All voltage values are with respect to network ground terminals connected together.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Curves in Appendix A. In the J package, AM26S10M and AM26S11M chips are alloy mounted and AM26S10C and AM26S11C chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

#### **recommended operating conditions**

		AM26S10M			AM26S10C			UNIT	
		AM26S11M			AM26S11C				
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V	
High-level input voltage, V <sub>IH</sub>	D or S		2		2			V	
	B		2.4		2.25				
Low-level input voltage, V <sub>IL</sub>	D or S			0.8		0.8		V	
	B			1.6		1.75			
Receiver high-level output current, I <sub>OH</sub>				-1			-1	mA	
Low-level output current, I <sub>OL</sub>	Driver			100		100		mA	
	Receiver			20		20			
Operating free-air temperature, T <sub>A</sub>		-55		125	0		70	°C	

# AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>			AM26S10M			AM26S10C			UNIT	
					MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
V <sub>IK</sub>	Input clamp voltage	D or S	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2			-1.2		V	
V <sub>OH</sub>	High-level output voltage	R	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -1 mA		2.5	3.4		2.7	3.4		V	
V <sub>OL</sub>	Low-level output voltage	R	V <sub>CC</sub> = MIN, V <sub>IH</sub> = V <sub>IMIN</sub> , V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 20 mA		0.5		0.5			V	
		B		I <sub>OL</sub> = 40 mA	0.33	0.5		0.33	0.5			
				I <sub>OL</sub> = 70 mA	0.42	0.7		0.42	0.7			
				I <sub>OL</sub> = 100 mA	0.51	0.8		0.51	0.8			
I <sub>O(off)</sub>	Off-state output current	B	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.8 V		-50		-50			μA	
				V <sub>CC</sub> = MAX, V <sub>O</sub> = 4.5 V		200		100				
				V <sub>CC</sub> = 0, V <sub>O</sub> = 4.5 V		100		100				
I <sub>IH</sub>	High-level input current	D	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			30		30			μA	
		S				20		20				
I <sub>I</sub>	Input current at maximum input voltage	D or S	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			100		100			μA	
I <sub>IL</sub>	Low-level input current	D	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.54		-0.54			mA	
		S				-0.36		-0.36				
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	R	V <sub>CC</sub> = MAX		-20	-55	-18	-60			mA	
						45	70	45	70			
I <sub>CC</sub>	Supply current AM26S10	V <sub>CC</sub> = MAX, Strobe at 0 V, No load,									mA	
	current AM26S11	All driver outputs low					80		80			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value shown under recommended operating conditions.

<sup>‡</sup>All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V.



<sup>§</sup>Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM	TO	TEST CONDITIONS	AM26S10			AM26S11			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output				10	15		12	19		
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	D	B		10	15		12	19		ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	S	B	See Figure 1	14	18		15	20		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output				13	18		14	20		
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	B	R		10	15		10	15		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	B	B		10	15		10	15		ns
t <sub>TLH</sub> Transition time, low-to-high-level output				4	10		4	10		
t <sub>THL</sub> Transition time, high-to-low-level output				2	4		2	4		ns

# **AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS**

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 10 \pm 5 \text{ ns}$ .  
B. Includes probe and jig capacitance.  
C. All diodes are 1N916 or equivalent.

## FIGURE 1

# AM26S10M, AM26S10C, AM26S11M, AM26S11C QUADRUPLE BUS TRANSCEIVERS

## TYPICAL APPLICATION




FIGURE 2. PARTY-LINE SYSTEM

## 4

### Line Drivers/Receivers

D2290, JANUARY 1977—REVISED SEPTEMBER 1986

- Driver Inputs Compatible with TTL and MOS Circuitry
- Driver Outputs Stay Off During Power Up and Power Down
- Drivers Feature Open-Collector Outputs for Party-Line Operation
- Designed for Interchangeability with Motorola MC3446
- Meet IEEE Standard 488-1975

### description

These circuits are quadruple single-ended line transceivers designed for bidirectional flow of data and instructions. The bus terminal characteristic complies with paragraph 3.5.3 of IEEE Standard 488 (see Figure 3). Each driver output is tied to the junction of an internal voltage divider that sets the no-load output voltage and provides bus termination. The driver outputs are guaranteed to be "off" during power up and power down if either input is high. The receivers feature 950 millivolts typical hysteresis for noise immunity.

The MC3446 is characterized for operation from 0°C to 70°C.


**FUNCTION TABLE  
(TRANSMITTING)**

INPUTS	OUTPUT		
S	D	B	R
L	H	H	H
L	L	L	L


**FUNCTION TABLE  
(RECEIVING)**

INPUTS	OUTPUT		
S	B	D	R
H	H	X	H
H	L	X	L

**D, J, OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)**




**logic diagram (positive logic)**



R1 = 2.4 kΩ NOM, R2 = 5 kΩ NOM


**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# MC3446 QUADRUPLE BUS TRANSCEIVER

## schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Driver output current . . . . .	150 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1050 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and N package . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, use the 8.2 mW/°C curve, in the D package, use the 7.6 mW/°C curve, and in the N package, use the 9.2-mW/°C curve.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	D or S	2		V
Low-level input voltage, V <sub>IL</sub>	D or S		0.8	V
High-level output current, I <sub>OH</sub>	Receiver		-0.4	mA
Low-level output current, I <sub>OL</sub>	Driver Receiver		48 8	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C

electrical characteristics over recommended ranges of  $V_{CC}$  and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	Input clamp voltage	D or S	$I_I = -12 \text{ mA}$			-1.5	V
$V_{T+}$	Positive-going input threshold voltage	B			1.5	1.8	2
$V_{T-}$	Negative-going input threshold voltage	B			0.6	0.85	1.1
$V_{hys}$	Input hysteresis, ( $V_{T+} - V_{T-}$ )	B		400	950		mV
$V_{OH}$	High-level output voltage	B	$V_{IH} = 2.4 \text{ V}, I_{OH} = 0$	2.5	3.3	3.7	
		R	$V_{IH} = 2 \text{ V}, I_{OH} = -400 \mu\text{A}$		2.4		V
$V_{OL}$	Low-level output voltage	B	$V_{IL} = 0.8 \text{ V}, I_{OL} = 48 \text{ mA}$		0.4		
		R	$V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$		0.4		V
$ I_O(\text{bus})$	Bus current	B	$V_{IH} = 2.4 \text{ V}, V_O = 5.5 \text{ V}$		2.5		
		B	$V_{IH} = 2.4 \text{ V}, V_O = 5 \text{ V}$		0.7		mA
		B	$V_{IH} = 2.4 \text{ V}, V_O = 0.4 \text{ V}$	-1.3		-3.2	
$V_{OK}$	Output clamp voltage	B	$I_O = -12 \text{ mA}$			-1.5	V
$I_I$	Input current at maximum input voltage	D or S	$V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	D or S	$V_{IH} = 2.4 \text{ V}$		5	20	$\mu\text{A}$
$I_{IL}$	Low-level input current	D or S	$V_{CC} = 5 \text{ V}, V_{IL} = 0.4 \text{ V}, T_A = 25^\circ\text{C}$		0.2	0.36	mA
$I_{OS}$	Short-circuit output current	R	$V_{IH} = 2 \text{ V}$	4	14		mA
$I_{CCH}$	Supply current, all outputs high		No load		10	19	mA
$I_{CCL}$	Supply current, all outputs low		No load		32	39	mA

†All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$	D	B	See Figure 1		40	
					50	ns
$t_{PHL}$	S	B	See Figure 2		50	
					50	ns
$t_{PLH}$	B	R	See Figure 2		50	
					40	ns

# MC3446 QUADRUPLE BUS TRANSCEIVER

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1

4

Line Drivers/Receivers





FIGURE 2

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_W = 100$  ns,  $PRR \leq 1$  MHz,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $Z_{out} \approx 50 \Omega$ .  
 B. This value includes probe and jig capacitance.  
 C. All diodes are 1N916 or 1N3064.

## TYPICAL CHARACTERISTICS




FIGURE 3




FIGURE 4

<sup>†</sup>Conditions for typical curve are  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

# MC3450, MC3452

## QUADRUPLE DIFFERENTIAL LINE RECEIVERS

D3006, FEBRUARY 1986—REVISED OCTOBER 1986

- Four Independent Receivers with Common Enable Input
- High Input Sensitivity . . . 25 mV Max
- High Input Impedance
- MC3450 has Three-State Outputs
- MC3452 has Open-Collector Outputs
- Glitch-Free Power-Up/Power-Down Operation


### description

The MC3450 and MC3452 are quadruple differential line receivers designed for use in balanced and unbalanced digital data transmission. The MC3450 and MC3452 are the same except that the MC3450 has three-state outputs whereas the MC3452 has open-collector outputs, which permit the wire-AND function with similar output devices. Three-state and open-collector outputs permit connection directly to a bus-organized system.

The MC3450 and MC3452 are designed for optimum performance when used with either the MC3453 quadruple differential line driver or SN75109A, SN75110A, and SN75112 dual differential drivers.


The MC3450 and MC3452 are characterized for operation from 0°C to 70°C.

### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

D, J, OR N PACKAGE  
(TOP VIEW)



FUNCTION TABLE

DIFFERENTIAL INPUTS A-B	ENABLE $\bar{EN}$	OUTPUT Y
$V_{ID} \geq 25 \text{ mV}$	L	H
$-25 \text{ mV} < V_{ID} < 25 \text{ mV}$	L	?
$V_{ID} \leq -25 \text{ mV}$	L	L
X	H	Z


H = high level, L = low level, ? = indeterminate,  
Z = impedance (off)

4

Line Drivers/Receivers


# MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

logic diagram (positive logic)



4

Line Drivers/Receivers



# MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Differential input voltage (see Note 2) . . . . .	$\pm 6$ V
Common-mode input voltage (see Note 3) . . . . .	$\pm 5$ V
Enable input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 4):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. Common-mode input voltage is the average of the voltages at the A and B inputs.  
 4. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.  
 In the J package, MC3450 and MC3452 chips are glass mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$ . . . . .	4.75	5	5.25	V
Supply voltage, $V_{CC-}$ . . . . .	-4.75	-5	-5.25	V
High-level enable input voltage, $V_{IH}$ . . . . .	2			V
Low-level enable input voltage, $V_{IL}$ . . . . .			0.8	V
Low-level output current, $I_{OL}$ . . . . .			-16	mA
Differential input voltage, $V_{ID}$ (see Note 5) . . . . .	-5 <sup>†</sup>		5	V
Common-mode input voltage, $V_{IC}$ (see Note 5) . . . . .	-3 <sup>†</sup>		3	V
Input voltage range, any differential input to ground . . . . .	-5 <sup>†</sup>		3	V
Operating free-air temperature, $T_A$ . . . . .	0		70	°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage.

NOTE 5: The recommended combinations of input voltages fall within the shaded area of Figure 1.

## RECOMMENDED COMBINATIONS OF INPUT VOLTAGES




FIGURE 1

# MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

electrical characteristics over recommended operating free-air temperature range,  $V_{CC\pm} = \pm 5.25$  V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MC3450			MC3452			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$I_{IH}$ High-level input current	A inputs $V_{ID} = -2$ V	30	75	30	75	30	75	$\mu A$
	B inputs $V_{ID} = -2$ V	30	75	30	75	30	75	
	$\bar{EN}$ $V_{IH} = 2.4$ V			40		40		
	$V_{IH} = 5.25$ V			1		1		
$I_{IL}$ Low-level input current	A inputs $V_{ID} = 2$ V			-10		-10		$\mu A$
	B inputs $V_{ID} = 2$ V			-10		-10		
	$\bar{EN}$ $V_{IL} = 0.4$ V			-1.6		-1.6		
$V_{OH}$ High-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $V_{ID} = 25$ mV, $\bar{EN}$ at 0.8 V, $I_{OH} = -400$ $\mu A$ , $V_{IC} = -3$ V to 3 V			2.4				V
$I_{OH}$ High-level output current	$V_{CC\pm} = \pm 4.75$ V, $V_{OH} = 5.25$ V						250	$\mu A$
$V_{OL}$ Low-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $V_{ID} = -25$ mV, $\bar{EN}$ at 2 V, $I_{OL} = 16$ mA, $V_{IC} = -3$ V to 3 V				0.5		0.5	V
$I_{OZ}$ High-impedance-state output current	$V_O = 2.4$ V			40				$\mu A$
	$V_O = 0.4$ V			-40				
$I_{OS}$ Short-circuit output current <sup>‡</sup>	$V_{ID} = 25$ mV, $V_O = 0$ , $\bar{EN}$ at 0.8 V			-18	-70			mA
$I_{CCH+}$ Supply current from $V_{CC+}$ , outputs high					60		60	mA
$I_{CCH-}$ Supply current from $V_{CC-}$ , outputs high					-30		-30	mA

<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^\circ C$ .


<sup>‡</sup> Not more one output should be shorted at a time.

## switching characteristics, $V_{CC\pm} = \pm 5$ V, $T_A = 25^\circ C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MC3450			MC3452			UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$t_{PLH}$	A and B	Y	$C_L = 50$ pF, See Figure 2		17	25		19	25	ns
			$C_L = 15$ pF, See Figure 2							
$t_{PHL}$	A and B	Y	$C_L = 50$ pF, See Figure 2		17	25		19	25	ns
			$C_L = 15$ pF, See Figure 2							
$t_{PZH}$	$\bar{EN}$	Y	$C_L = 50$ pF, See Figure 2			21				ns
$t_{PZL}$	$\bar{EN}$	Y				27				
$t_{PHZ}$	$\bar{EN}$	Y	$C_L = 15$ pF, See Figure 3			18				ns
$t_{PLZ}$	$\bar{EN}$	Y				29				
$t_{PLH}$	$\bar{EN}$	Y	$C_L = 15$ pF, See Figure 4					25	ns	
$t_{PHL}$	$\bar{EN}$	Y	$C_L = 15$ pF, See Figure 4					25	ns	


<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^\circ C$ .

MC3450, MC3452  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS



4

Line Drivers/Receivers




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1-MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.

VOLTAGE WAVEFORMS

FIGURE 2. PROPAGATION DELAY TIMES


# MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

	A	B	S1	S2
t <sub>pZH</sub>	100 mV	GND	Open	Closed
t <sub>pZL</sub>	GND	100 mV	Closed	Open
t <sub>pHZ</sub>	100 mV	GND	Closed	Closed
t <sub>pLZ</sub>	GND	100 mV	Closed	Closed



4



## Line Drivers/Receivers



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_f \leq 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.

FIGURE 3. MC3450 ENABLE AND DISABLE TIMES

MC3450, MC3452  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 4. MC3452 PROPAGATION DELAY TIMES FROM ENABLE**

## 4

### Line Drivers/Receivers

- Similar to a Dual Version of SN75110A Line Driver
- Improved Stability Over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- Glitch-Free Power-Up/Power-Down Operation
- TTL Input Compatibility
- Common Enable Circuit
- Designed to be Interchangeable with Motorola MC3453

### description


The MC3453 features four line drivers with a common enable input. When the enable input is high, a constant output current is switched between each pair of output terminals in response to the logic level at that channel's input. When the enable is low, all channel outputs are nonconductive (transistors biased to cutoff). This minimizes loading in party-line systems where a large number of drivers share the same line.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltages on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The MC3453 is characterized for operation from 0°C to 70°C.

D, J, OR N  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)




FUNCTION TABLE

LOGIC INPUT	ENABLE INPUT	OUTPUT CURRENT Z Y
H	H	ON OFF
L	H	OFF ON
H	L	OFF OFF
L	L	OFF OFF

L = low logic level

H = high logic level


### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# MC3453 QUADRUPLE LINE DRIVER WITH COMMON ENABLE


logic diagram (positive logic)



4

Line Drivers/Receivers

schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Input voltage (any input) . . . . .	5.5 V
Output voltage range (any output) . . . . .	-5 V to 12 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, derate the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package the MC3453 is glass mounted.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$ . . . . .		4.75	5	5.25	V
Supply voltage, $V_{CC-}$ . . . . .		-4.75	-5	-5.25	V
High-level input voltage, $V_{IH}$ . . . . .		2	5.5	6	V
Low-level input voltage, $V_{IL}$ . . . . .		0	0.8	1	V
Common-mode output voltage range	$V_{OCR+}$	0	10	12	V
	$V_{OCR-}$	0	-3	-5	V
Operating free-air temperature, $T_A$ . . . . .		0	70	85	°C

NOTE 3: All unused outputs must be grounded.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5.25$  V,  $V_{CC-} = -5.25$  V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage	$I_I = -12$ mA		-0.9	-1.5		V
$I_{O(on)}$ On-state output current	$V_{CC+} = 5.25$ V,	$V_{CC-} = -5.25$ V		11	15	mA
	$V_{CC+} = 4.75$ V,	$V_{CC-} = -4.75$ V	6.5	11		
$I_{O(off)}$ Off-state output current	$V_{CC+} = 4.75$ V,	$V_{CC-} = -4.75$ V		100	120	μA
$I_{IH}$ High-level input current	$V_I = 2.4$ V			40	50	μA
	$V_I = 5.25$ V			1	2	mA
$I_{IL}$ Low-level input current	$V_I = 0.4$ V			-1.6	-2.0	mA
$I_{CC+}$ Supply current from $V_{CC+}$	A inputs at 0.4 V	Enable at 2 V	33	50	60	mA
		Enable at 0.4 V	33	50	60	mA
$I_{CC-}$ Supply current from $V_{CC-}$	A inputs at 0.4 V	Enable at 2 V	-68	-90	-100	mA
		Enable at 0.4 V	-31	-40	-50	mA

<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V, and  $T_A = 25^\circ\text{C}$ .



# MC3453

## QUADRUPLE LINE DRIVER WITH COMMON ENABLE

switching characteristics,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $R_L = 50 \Omega$ ,  $C_L = 40 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	Y or Z	See Figure 1	9	15		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	A	Y or Z		7	15		ns
$t_{PLH}$ Propagation delay time, low-to-high-level output	Enable	Y or Z		14	25		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	Enable	Y or Z		15	25		ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5 \text{ ns}$ ,  $t_{w1} = 200 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ ,  $t_{w2} = 1 \mu\text{s}$ ,  $\text{PRR} \leq 500 \text{ kHz}$ .

B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

## QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

D2434, JUNE 1980—REVISED SEPTEMBER 1986


- Meets EIA Standards RS-422-A and RS423-A and Federal Standards 1020 and 1030
- Three-State, TTL-Compatible Outputs
- Fast Transition Times
- Operates from Single 5-Volt Supply
- Designed to be Interchangeable with Motorola MC3486

**description**


The MC3486 is a monolithic quadruple differential line receiver designed to meet the specifications of EIA Standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. The MC3486 offers four independent differential-input line receivers that have TTL-compatible outputs. The outputs utilize three-state circuitry to provide a high-impedance state at any output when the appropriate output enable is at a low logic level.

The MC3486 is designed for optimum performance when used with the MC3487 quadruple differential line driver. It is supplied in a 16-pin package and operates from a single 5-volt supply.

The MC3486 is characterized for operation from 0°C to 70°C.



**logic symbol†**

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**D, J OR N PACKAGE  
(TOP VIEW)****FUNCTION TABLE (EACH RECEIVER)**

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y
$V_{ID} \geq 0.2 \text{ V}$	H	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	?
$V_{ID} \leq -0.2 \text{ V}$	H	L
Irrelevant	L	Z


H = high level, L = low level, Z = high-impedance (off), ? = indeterminate

**logic diagram (positive logic)**

# MC3486

## QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

### schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) .....	8 V
Input voltage, A or B inputs .....	±15 V
Differential input voltage (see Note 2) .....	±25 V
Enable input voltage .....	8 V
Low-level output current .....	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package .....	950 mW
J package .....	1025 mW
N package .....	1150 mW
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package .....	300°C

- NOTES: 1. All voltage values, except differential-input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, MC3486 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices. In the D package, use 7.6 mW/°C curve.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>		±7		V
Differential input voltage, V <sub>ID</sub>		±6		V
High-level enable input voltage, V <sub>IH</sub>		2		V
Low-level enable input voltage, V <sub>IL</sub>		0.8		V
Operating free-air temperature, T <sub>A</sub>	0	70		°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{TH}$ Differential-input high-threshold voltage	$V_O = 2.7 \text{ V}$ , $I_O = -0.4 \text{ mA}$		0.2	V
$V_{TL}$ Differential-input low-threshold voltage	$V_O = 0.5 \text{ V}$ , $I_O = 8 \text{ mA}$	-0.2 <sup>†</sup>		V
$V_{IK}$ Enable-input clamp voltage	$I_I = -10 \text{ mA}$		-1.5	V
$V_{OH}$ High-level output voltage	$V_{ID\star} = 0.4 \text{ V}$ , $I_O = -0.4 \text{ mA}$ , See Note 4 and Figure 1	2.7		V
$V_{OL}$ Low-level output voltage	$V_{ID\star} = -0.4 \text{ V}$ , $I_O = 8 \text{ mA}$ , See Note 4 and Figure 1		0.5	V
$I_{OZ}$ High-impedance-state output current	$V_{IL} = 0.8 \text{ V}$ , $V_{ID} = -3 \text{ V}$ , $V_O = 2.7 \text{ V}$	40		$\mu\text{A}$
	$V_{IL} = 0.8 \text{ V}$ , $V_{ID} = 3 \text{ V}$ , $V_O = 0.5 \text{ V}$	-40		
$I_{IB}$ Differential-input bias current	$V_I = -10 \text{ V}$	-3.25		$\text{mA}$
	$V_I = -3 \text{ V}$	-1.5		
	$V_I = 3 \text{ V}$	1.5		
	$V_I = 10 \text{ V}$	3.25		
$I_{IH}$ High-level enable input current	$V_I = 5.25 \text{ V}$	100		$\mu\text{A}$
	$V_I = 2.7 \text{ V}$	20		
$I_{IL}$ Low-level enable input current	$V_I = 0.5 \text{ V}$	-100		$\mu\text{A}$
$I_{OS}$ Short-circuit output current	$V_{ID} = 3 \text{ V}$ , $V_O = 0$ , See Note 5	-15	-100	$\text{mA}$
$I_{CC}$ Supply current	$V_{IL} = 0$		85	$\text{mA}$

<sup>†</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

NOTES: 4. Refer to EIA Standards RS-422-A and RS-423-A for exact conditions.

5. Only one output at a time should be shorted.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}$ , See Figure 2	28	35	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level output		27	30	ns	
$t_{PZH}$ Output enable time to high level		13	30	ns	
$t_{PZL}$ Output enable time to low level		20	30	ns	
$t_{PHZ}$ Output disable time from high level		26	35	ns	
$t_{PLZ}$ Output disable time from low level		27	35	ns	

# MC3486 QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1.  $V_{OH}$ ,  $V_{OL}$

4

Line Drivers/Receivers



TEST CIRCUIT





FIGURE 2. PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , duty cycle  $\approx 50\%$ ,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .

B.  $C_L$  includes probe and stray capacitance.

MC3486

## **PARAMETER MEASUREMENT INFORMATION**



4

## Line Drivers/Receivers




FIGURE 3 ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\approx$  50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.

B. C<sub>i</sub> includes probe and stray capacitance

C. All diodes are 1N916 or equivalent


**4**

**Line Drivers/Receivers**

QUADRUPLE DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

D2578, MAY 1980—REVISED SEPTEMBER 1986

- Meets EIA Standard RS-422-A and Federal Standard 1020
- Three-State, TTL-Compatible Outputs
- Fast Transition Times
- High-Impedance Inputs
- Single 5-Volt Supply
- Power-Up and Power-Down Protection
- Designed to be Interchangeable with Motorola MC3487



D, J, OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)**description**

The MC3487 offers four independent differential line drivers designed to meet the specifications of EIA Standard RS-422-A and Federal Standard 1020. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure a high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low. The outputs are capable of source or sink currents of 48 milliamperes.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-volt supply.

The MC3487 is characterized for operation from 0°C to 70°C.

**logic symbol†****logic diagram (positive logic)**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# MC3487

## QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH DRIVER)

INPUT	OUTPUT ENABLE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	High-Impedance	High-Impedance



H = TTL high level  
L = TTL low level

X = irrelevant

### schematics of inputs and outputs

4

### Line Drivers/Receivers



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	8 V
Input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and N packages . . . . .	260°C

NOTES: 1. All voltage values, except differential output voltage,  $V_{OD}$ , are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, MC3487 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
Operating free-air temperature, $T_A$	0	70		°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$		-1.5	V
$V_{OH}$	High-level output voltage	$V_{IL} = 0.8 \text{ V}, V_{IH} = 2 \text{ V}, I_{OH} = -20 \text{ mA}$	2.5		V
$V_{OL}$	Low-level output voltage	$V_{IL} = 0.8 \text{ V}, V_{IH} = 2 \text{ V}, I_{OL} = 48 \text{ mA}$		0.5	V
$ V_{OD} $	Differential output voltage	$R_L = 100 \Omega$ , See Figure 1	2		V
$\Delta V_{OD} $	Change in magnitude of differential output voltage <sup>t</sup>	$R_L = 100 \Omega$ , See Figure 1		$\pm 0.4$	V
$V_{OC}$	Common-mode output voltage <sup>t</sup>	$R_L = 100 \Omega$ , See Figure 1	3		V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage <sup>t</sup>	$R_L = 100 \Omega$ , See Figure 1		$\pm 0.4$	V
$I_O$	Output current with power off	$V_{CC} = 0$	$V_O = 6 \text{ V}$ $V_O = -0.25 \text{ V}$	100 -100	$\mu\text{A}$
$I_{OZ}$	High-impedance-state output current	Output enables at 0.8 V	$V_O = 2.7 \text{ V}$ $V_O = 0.5 \text{ V}$	100 -100	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_I = 5.5 \text{ V}$		100	$\mu\text{A}$
$I_{IH}$	High-level input current	$V_I = 2.7 \text{ V}$		50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0.5 \text{ V}$		-400	$\mu\text{A}$
$I_{OS}$	Short-circuit output current <sup>s</sup>	$V_I = 2 \text{ V}$		-40 -140	mA
$I_{CC}$	Supply current (all drivers)	Outputs disabled Outputs enabled, No load		105 85	mA

<sup>t</sup> $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>s</sup>In EIA Standard RS-422-A,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

<sup>§</sup>Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.

switching characteristics over recommended range of operating free-air temperature,  $V_{CC} = 5 \text{ V}$

PARAMETER	TEST CONDITION	MIN	MAX	UNIT
$t_{PLH}$	$C_L = 15 \text{ pF}$ , See Figure 2	20		ns
$t_{PHL}$		20		ns
Skew		6		ns
$t_{TD}$	$C_L = 15 \text{ pF}$ , See Figure 3	20		ns
$t_{PZH}$	$C_L = 50 \text{ pF}$ , See Figure 4	30		ns
$t_{PZL}$		30		ns
$t_{PHZ}$		25		ns
$t_{PLZ}$		30		ns

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES

# MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



4

FIGURE 2. PROPAGATION DELAY TIMES




FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5\ ns$ ,  $t_f \leq 5\ ns$ ,  $PRR \leq 1\ MHz$ , duty cycle = 50%,  $Z_0 = 50\ \Omega$ .  
 B.  $C_L$  includes probe and stray capacitance.  
 C. All diodes are 1N916 or 1N3064.

N8T26

QUADRUPLE BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS

D2462, MAY 1978—REVISED SEPTEMBER 1986

- P-N-P Inputs for Minimal Input Loading (200  $\mu$ A Maximum)
- High-Speed Schottky Circuitry
- 3-State Outputs for Driver and Receiver
- Party-Line (Data-Bus) Operation
- Single 5-V Supply
- Designed to be Interchangeable with Signetics N8T26, also Called 8T26

**description**

The N8T26 is a quadruple transceiver utilizing Schottky-diode-clamped transistors. Both the driver and receiver have three-state outputs. With p-n-p inputs, the input loading is reduced to a maximum input current of 200 microamperes. This device is capable of high switching rates into high-capacitance loads and are suitable for driving long bus lines.

The N8T26 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (DRIVER)

INPUT	OUTPUT	
DE	D	B
H	L	H
H	H	L
L	X	Z


FUNCTION TABLE (RECEIVER)

INPUT	OUTPUT	
RE	B	R
L	L	H
L	H	L
H	X	Z

H = high level  
L = low level  
X = irrelevant  
Z = high impedance


D, J, OR N PACKAGE  
(TOP VIEW)

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)



# N8T26

## QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0 °C to 70 °C
Storage temperature range . . . . .	-65 °C to 150 °C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260 °C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. For N8T26 in the N package, use the 9.2-mW/°C curve. In the J package, N8T26 chips are glass mounted.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$	B, D, DE, RĒ	2		V
Low-level input voltage, $V_{IL}$	B, D, DE, RĒ		0.85	V
High-level output current, $I_{OH}$	Driver, B		-10	
	Receiver, R		-2	.mA
Low-level output current, $I_{OL}$	Driver, B		40	
	Receiver, R		16	.mA
Operating free-air temperature, $T_A$	0		70	°C

**QUADRUPLE BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS**

**electrical characteristics over recommended operating free-air temperature and supply voltage range  
(unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	B,D,DE, $\bar{R}E$	I <sub>I</sub> = -5 mA			-1	V
V <sub>OH</sub>	B		V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.85 V, I <sub>OH</sub> = -10 mA	2.6	3.1		V
	R		V <sub>IL</sub> = 0.85 V, I <sub>OH</sub> = -2 mA	2.6	3.1		
V <sub>OL</sub>	B		V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 40 mA			0.5	V
	R		V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.85 V, I <sub>OL</sub> = 16 mA			0.5	
I <sub>OZ</sub>	B,R		DE at 0.85 V RE at 2 V, V <sub>O</sub> = 2.6 V			100	$\mu$ A
	R		RE at 2 V, V <sub>O</sub> = 0.5 V			-100	
I <sub>IH</sub>	D,DE, $\bar{R}E$		V <sub>I</sub> = 5.25 V			25	$\mu$ A
I <sub>IL</sub>	B,D,DE, $\bar{R}E$		V <sub>I</sub> = 0.4 V			-200	$\mu$ A
I <sub>OS</sub>	B		V <sub>CC</sub> = 5.25 V	-50	-150		mA
	R			-30	-75		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 5.25 V, No load			87	mA

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V.

<sup>‡</sup>Only one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	B	R	C <sub>L</sub> = 30 pF, See Figure 1	8	18		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	D	B	C <sub>L</sub> = 300 pF, See Figure 2	14	20		ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output				12	20		
t <sub>PHL</sub> Propagation delay time, high-to-low-level output				9	17		ns
t <sub>PLZ</sub> Output disable time from low level	RE	R	C <sub>L</sub> = 30 pF, See Figure 3	15	30		ns
t <sub>PZL</sub> Output enable time to low level	DE	B	C <sub>L</sub> = 300 pF, See Figure 4	20	43		ns
t <sub>PLZ</sub> Output disable time from low level				20	38		
t <sub>PZL</sub> Output enable time to low level							

# N8T26 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. PROPAGATION DELAY TIMES FROM BUS TO RECEIVER OUTPUT




FIGURE 2. PROPAGATION DELAY TIMES FROM DRIVER INPUT TO BUS

- NOTES: A. The pulse generator in Figures 1 and 2 has the following characteristics: PRR  $\leq$  10 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .  
 B. All inputs and outputs not shown are open.  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N916 or 1N3064.

N8T26  
QUADRUPLE BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS

4

Line Drivers/Receivers

PARAMETER MEASUREMENT INFORMATION




FIGURE 3. RECEIVER ENABLE AND DISABLE TIMES





FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

- NOTES: A. The pulse generator in Figures 3 and 4 has the following characteristics: PRR  $\leq$  5 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .  
 B. All inputs and outputs not shown are open.  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N916 or 1N3064.

4

**Line Drivers/Receivers**

- IEEE 802.3 1BASE5 Driver and Receiver
- On-Chip Receiver Squelch with Adjustable Threshold
- Adjustable Squelch Delay
- Direct TTL-Level Squelch Output
- Squelch Circuit Allows for External Noise Filtering
- Two Driver-Enable Options
- On-Chip Start-of-Idle Detection and Disable
- Driver Guarantees 2.0 Volts Minimum into a 50-Ohm Differential Load to Allow for Use with Doubly-Terminated Lines and Multipoint Architectures
- On-Chip Driver Slew-Rate Control for Very Closely Matched Output Rise and Fall Times



PIN NAME	NUMBER	DESCRIPTION
DATEN	15	Driver Data Enable. When low, places driver outputs in an active state. When high, the driver outputs are in a high-impedance state if DLEN is also high.
DLEN	13	Driver Delay Enable. When this signal is low and DATEN is high, the driver outputs are active for a period of time set by DRDLAJ after a positive-going transition on DRI. If there is no active data on DRI, the outputs are in a high-impedance state.
DRDLAJ	1	Driver Delay Adjust is a connection for the external R-C combination that determines the duration of the driver output active state after a positive transition on DRI when DLEN is low and DATEN is high.
DRI	14	Driver Data Input
DRO +	2	Noninverting Driver Output
DRO -	3	Inverting Driver Output
GND	8	Ground. Common for all voltages
RXI +	5	Noninverting Receiver Input
RXI -	6	Inverting Receiver Input
RXO	12	Main Receiver Output
SQDLAJ	4	Squelch Delay Adjust is a connection for an external R-C combination that determines the duration of the receiver unsquelch after a negative-going transition on SQDLI.
SQDLI	10	Squelch Delay Input is the input to the one-shot that controls the duration of the receiver unsquelch period. The main receiver output remains unsquelched as long as SQDLI is held high. Timing of the unsquelch period begins on the high-to-low transition of SQDLI.
SQO	11	Squelch Output is high while the receiver is squelched.
SQRXO	9	Squelch Receiver Output is high only when the differential receiver input exceeds the threshold set by SQTHAJ.
SQTHAJ	7	Squelch Receiver Threshold Adjust. The voltage at this input determines the threshold of the squelch receiver in a ratio of -2, SQTHAJ to threshold. If left open, the squelch receiver threshold defaults to ~600 mV.
VCC	16	Supply voltage input

4

Line Drivers/Receivers

ADVANCE INFORMATION

FUNCTION TABLES

DRIVER					
INPUTS			OUTPUTS		
DRIVER IN	DATA ENABLE	DELAY ENABLE	OUTPUT +	OUTPUT -	
L	L	X	L	H	
H	L	X	H	L	
X	H	H	Z	Z	
H	H	L	H <sup>†</sup>	L <sup>†</sup>	
L	H	L	L <sup>‡</sup>	H <sup>‡</sup>	

RECEIVER <sup>§</sup>					
CONDITION	INPUTS		OUTPUTS		
	IN +	IN -	RECEIVER OUT	SQUELCH THRESHOLD	
No active signal <sup>†</sup>	X	X	H	H	
Active signal <sup>†</sup>	L	H	L	L	
	H	L	H	L	

<sup>†</sup>This condition is valid during the time period set by Driver Delay Adjust following a rising transition on Driver In. Following this, if no subsequent positive transition occurs on Driver In, the outputs will go to the high impedance state.

<sup>‡</sup>This condition is valid if it occurs within the enable time set by Driver Delay Adjust after a rising transition on Driver In. Otherwise the outputs will be in the high-impedance state.

<sup>§</sup>Pins 9 and 10 are tied together.


<sup>¶</sup>An active signal is one that has an amplitude greater than the threshold level set by Squelch Threshold Adjust.

4

Line Drivers/Receivers

ADVANCE INFORMATION

logic diagram (positive logic)



**description**

The SN75061 is a single-channel driver/receiver pair designed for use in IEEE 802.3, 1BASE5 applications as well as other general data communications circuits. The SN75061 offers the system designer both a driver and a receiver that are easily configured for use with a variety of controllers and data encoder/decoders.

The receiver features a full analog squelch circuit with an adjustable threshold and a programmable squelch delay. Internal nodes of the squelch circuitry are brought out to external connections to allow for the insertion of noise filtering circuitry of the designer's choice.

As with the receiver, the driver offers the user a variety of implementation options. Driver enabling may be controlled directly by an external logic input, or by use of an on-chip one-shot that is retriggered as long as data is being sent to the driver. The driver will then automatically go to the high-impedance state when end-of-packet occurs. The driver features internal slew-rate control for optimal matching of rise and fall times allowing for reduction of driver-induced jitter.

**receiver**

The SN75061 receiver implements full analog squelch functions by integrating both a separate, parallel squelch receiver with an externally programmable threshold, and a programmable one-shot. The output of the squelch receiver and the input to the high-level dc-triggered one-shot are brought out to external connections. These pins can be shorted for direct implementation, or used for the insertion of noise-filtering circuitry of the implementer's design. The receiver one-shot can be effectively bypassed by applying a high logic level to Squelch Delay In. The squelch threshold may be set externally by applying an external voltage set to a level that is  $-2$  times the desired threshold voltage. If Squelch Threshold Adjust is left open, the squelch receiver will default to its internal preset value of  $-600$  millivolts. The receiver also outputs a high logic "squelch" signal when there is no active data present at the receiver inputs. When no data is present on the transmission line, the receiver output assumes a high level. The "unsquelch" duration is set externally with an R-C combination at Squelch Delay Adjust.

**driver**

The driver offers the user a variety of implementation options. Driver enabling may be controlled directly by an active-low external logic input on Data Enable, or by use of another on-chip one-shot that retriggers with positive-going transitions on the driver input line. If no positive transition occurs within the pulse duration set by an external R-C combination, the one-shot times out and the driver is automatically put into a high-impedance state. When operating in the delay-enable mode, the 2-bit-time high-level start-of-idle pulse prescribed by IEEE 802.3 1BASE5 causes the one-shot to time out and automatically place the driver outputs in the high-impedance state. This delay time is also adjustable for use in other applications.

The driver implements an output slew-rate control that is internally set for nominally  $40$  mV/ns. (This is roughly a  $100$ -ns peak-to-peak differential transition time.) The driver outputs are capable of driving a  $50$ -ohm differential load with a guaranteed minimum output level of  $2$  volts. Short-circuit output current is guaranteed to be greater than  $100$  milliamperes.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> . . . . .	7 V
Input voltage (any logic input) . . . . .	7 V
Receiver differential input voltage . . . . .	±25 V
Receiver input voltage . . . . .	±15 V
Driver output voltage . . . . .	-0.5 V to 15 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 1):	
DW or J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0 °C to 70 °C
Storage temperature range . . . . .	-65 °C to 150 °C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: DW or N package . . . . .	260 °C

NOTE 1: For operation above 25 °C free-air temperature, derate the DW and J packages to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.

**4**

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Driver high-level input voltage, V <sub>IH</sub>	2			V
Driver low-level input voltage, V <sub>IL</sub>			0.8	V
Driver high-level output current, I <sub>OH</sub>			-150	mA
Driver low-level output current, I <sub>OL</sub>			150	mA
Receiver common-mode input voltage, V <sub>IC</sub> (see Note 2)	-2.5	5	5	V
External timing resistance, R <sub>ext</sub>	5	260		kΩ
External timing capacitance, C <sub>ext</sub>			No restriction	
Operating free-air temperature, T <sub>A</sub>	0	70		°C

NOTE 2: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage V<sub>IC</sub> and threshold levels V<sub>TH</sub> and V<sub>TL</sub>.

electrical characteristics over recommended operating free-air and supply voltage range (unless otherwise noted)

## driver

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA		-1.5		V
V <sub>OD</sub>	Differential-output voltage	R <sub>L</sub> = 50 Ω	2	2.4	3.3	V
		R <sub>L</sub> = 115 Ω			3.65	
ΔV <sub>OD</sub>	Change in differential-output voltage for a change in logic input state			50		mV
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V		20		μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.5 V		-35		μA
I <sub>OS</sub>	Short-circuit output current	V <sub>O</sub> = 0 V or 6 V, V <sub>I</sub> = 0.8 V or 2.5 V	±100	±300		mA
I <sub>OZ</sub>	High-impedance output current	V <sub>CC</sub> = 5.25 V	V <sub>OC</sub> = 10 V		100	μA
			V <sub>OC</sub> = 0		-100	

## receiver

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage, squelch delay	I <sub>I</sub> = -18 mA		-1.5		V
V <sub>TH</sub>	Differential-input high-threshold voltage	V <sub>O</sub> = 2.7 V, V <sub>IC</sub> = 5 V	I <sub>O</sub> = -0.4 mA,		50	mV
V <sub>TL</sub>	Differential-input low-threshold voltage (see Note 2)	V <sub>O</sub> = 0.5 V, V <sub>IC</sub> = 5 V	I <sub>O</sub> = 16 mA,	-50		mV
V <sub>hys</sub>	Hysteresis (V <sub>TH</sub> - V <sub>TL</sub> )			50		mV
V <sub>IC</sub>	Common-mode input voltage			5		V
V <sub>OH</sub>	High-level output voltage	RXO	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -400 μA,	2.7		V
		SQO	SQDLAJ at 0.8 V	2.7	3.5	
		SQRXO	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -20 μA, VID(RXI) = -0.7 V, SQDLAJ open	2.7	4.65	
V <sub>OL</sub>	Low-level output voltage	RXO	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 8 mA		0.45	V
		SQO	SQDLAJ at 2 V	I <sub>OL</sub> = 16 mA	0.5	
		SQRXO	V <sub>CC</sub> = 4.75 V, VID(RXI) = 50 mV	I <sub>OL</sub> = 8 mA	0.35	
				I <sub>OL</sub> = 16 mA	0.5	
I <sub>IH</sub>	High-level input current	SQDLI	V <sub>I</sub> = 2.4 V		20	μA
I <sub>IL</sub>	Low-level input current		V <sub>I</sub> = 0.5 V		-35	μA
I <sub>OS</sub>	Short-circuit output current	RXO	V <sub>CC</sub> = 5.25 V, V <sub>O</sub> = 0	-15	-85	mA
		SQO		-15	-100	
		SQRXO	V <sub>CC</sub> = 5 V, V <sub>O</sub> = 0	-0.8	-1 -1.2	
r <sub>i</sub>	Input resistance				10	kΩ
Squelch preset threshold voltage				-570	-600 -630	mV
Ratio of Squelch Threshold Adjust input voltage to actual squelch threshold voltage		SQTHAJ at 200 mV to 4 V		-1.9	-2.1	

## driver and receiver

I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 5.25 V, No loads	Driver outputs disabled,	70	mA
-----------------	----------------	------------------------------------	--------------------------	----	----

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: The algebraic convention, in which the less-positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage V<sub>IC</sub> and threshold levels V<sub>TH</sub> and V<sub>TL</sub>.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

driver

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Differential-output slew rate	$V_o = -2 \text{ V}$ to $2 \text{ V}$ , $R_1 = 100 \Omega$ (differential), See Figure 1	28	40	52	mV/ns
$t_{DD}$	Differential-output delay time ( $t_{DD+}$ and $t_{DD-}$ )	$C_1 = 15 \text{ pF}$ , $R_1 = 100 \Omega$ (differential), See Figure 2		128	140	ns
$t_{DD+} - t_{DD-}$	Differential-output delay time difference	$R_1 = 100 \Omega$ (differential), See Figure 2			5	ns
$t_{PHZ}$	Disable time from <b>DATEN</b>			220		ns
$t_{PLZ}$				250		ns
$t_{PZH}$	Enable time from <b>DATEN</b>	See Figures 3, 4, and 5		220		ns
$t_{PZL}$				290		ns
$t_{PZH}$	Enable time from <b>DLEN</b>			250		ns
$t_{w(en)}$	Enable duration time (with <b>DLEN</b> low)	$C_{ext} = 100 \text{ pF}$ , $R_{ext} = 62 \text{ k}\Omega$ , See Figure 6	2	2.5	3	$\mu\text{s}$

4

receiver

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{en(RX)}$	Receiver enable time	Squelch off, See Figure 7	56			ns
$t_{PLH}$	Propagation delay time, low-to-high-level output	Squelch off, See Figure 8	20	35		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	Squelch off, See Figure 8	22	35		ns
$t_{unsq}$	Unsquench duration time	$C_{ext} = 50 \text{ pF}$ , $R_{ext} = 51 \text{ k}\Omega$ , See Figure 9	1	1.2	1.45	$\mu\text{s}$
		$C_{ext} = 0$ , $R_{ext} = 6.8 \text{ k}\Omega$ , See Figure 9			180	ns

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER SLEW RATE MEASUREMENTS

NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , Duty Cycle  $\leq 50\%$ ,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .

## PARAMETER MEASUREMENT INFORMATION




FIGURE 2. DRIVER DIFFERENTIAL DELAY TIMES

4

Line Drivers/Receivers






FIGURE 3. DRIVER ENABLE AND DISABLE TIMES



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, Duty Cycle  $\leq$  50%,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{out} = 50 \Omega$ .

ADVANCE INFORMATION

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 4. DRIVER ENABLE AND DISABLE TIMES**



**FIGURE 5. ENABLE TIMES FROM DELAY ENABLE**

- NOTES:
- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, Duty Cycle  $\leq$  50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

## PARAMETER MEASUREMENT INFORMATION





FIGURE 6. ENABLE DURATION TIME WITH DELAY ENABLE LOW








FIGURE 7. RECEIVER ENABLE (UNSQUELCH) TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 MHz, Duty Cycle  $\leq$  50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  200 kHz, Duty Cycle  $\leq$  50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 8. RECEIVER PROPAGATION DELAY TIMES**



**FIGURE 9. UNSQUELCH DURATION TIME**

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\ MHz$ , Duty Cycle  $\leq 50\%$ ,  $t_r \leq 6\ ns$ ,  $t_f \leq 6\ ns$ ,  $Z_{out} = 50\ \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 100\ kHz$ , Duty Cycle  $\leq 50\%$ ,  $t_r \leq 6\ ns$ ,  $t_f \leq 6\ ns$ ,  $Z_{out} = 50\ \Omega$ .

# SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B

DUAL LINE RECEIVERS



D2304, JANUARY 1977—REVISED OCTOBER 1986

- High Speed
- Standard Supply Voltage
- Dual Channels
- High Common-Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Differential Input Common-Mode Range of ±3 V
- Strobe Inputs for Receiver Selection
- Gate Inputs for Logic Versatility
- TTL Drive Capability
- High DC Noise Margin
- '107A and '107B Have Totem-Pole Outputs
- '108A and '108B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input for Power-Off Condition

## description

These circuits are TTL-compatible high-speed line receivers. Each is a monolithic dual circuit featuring two independent channels. They are designed for general use as well as such specific applications as data comparators and balanced, unbalanced, and party-line transmission systems. These devices are unilaterally interchangeable with and are replacements for the SN55107, SN55108, SN75107, and SN75108, but offer diode-clamped strobe inputs to simplify circuit design.

The essential difference between the "A" and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:




This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.

The SN55107A, SN55107B, SN55108A, and SN55108B are characterized for operation over the full military temperature range of -55°C to 125°C. The SN75107A, SN75107B, SN75108A, and SN75108B are characterized for operation from 0°C to 70°C.


SN55107A, SN55107B, SN55108A  
 $V_{CC+}$   
SN55108B . . . J PACKAGE  
SN75107A, SN75107B, SN75108A  
SN75108B . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55107A, SN55107B, SN55108A,  
SN55108B . . . FK PACKAGE

(TOP VIEW)




NC—No internal connection

4

Line Drivers/Receivers

**SN55107A, SN55107B, SN55108A, SN55108B  
 SN75107A, SN75107B, SN75108A, SN75108B  
 DUAL LINE RECEIVERS**


logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for D, J, and N packages.

4

**logic diagram (positive logic)**




FUNCTION TABLE

DIFFERENTIAL INPUTS A-B	STROBES		OUTPUT Y
	G	S	
$V_{ID} \geq 25 \text{ mV}$	X	X	H
$-25 \text{ mV} < V_{ID} < 25 \text{ mV}$	X	L	H
	L	X	H
	H	H	Indeterminate
$V_{ID} \leq -25 \text{ mV}$	X	L	H
	L	X	H
	H	H	L

H = high level, L = low level, X = irrelevant

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

### **schematic (each receiver)**



4

## Line Drivers/Receivers

<sup>†</sup>R = 1 kΩ for '107A and '107B, 750 Ω for '108A and '108B.

NOTES: 1. Resistor values shown are nominal.

2. Components shown with dashed lines in the output circuitry are applicable to the '107A and '107B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '107A and '108A.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 3. All voltage values, except differential voltages, are with respect to network ground terminal.

4. Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.

5. Common-mode input voltage is the average of the voltages at the A and B inputs.

6. For operation above 25°C free-air temperature, derate linearly at the following rates: 7.6 mW/°C for the D package, 11.0 mW/°C for the FK package, 8.2 mW/°C for the J package, and 9.2 mW/°C for the N package.

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**


**recommended operating conditions (see Note 7)**

	SN55107A, SN55107B			SN75107A, SN75107B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC+}$	4.5	5	5.5	4.75	5	5.25	V
Supply voltage, $V_{CC-}$	-4.5	-5	-5.5	-4.75	-5	-5.25	V
High-level input voltage between differential inputs, $V_{IH}$ (see Note 8)	0.025	.5		0.025	5		V
Low-level input voltage between differential inputs, $V_{IL}$ (see Note 8)	-5 <sup>†</sup>	-0.025	-5 <sup>†</sup>	-0.025			V
Common-mode input voltage, $V_{IC}$ (see Notes 8 and 9)	-3 <sup>†</sup>	3	-3 <sup>†</sup>	3			V
Input voltage, any differential input to ground (see Note 8)	-5 <sup>†</sup>	3	-5 <sup>†</sup>	3			V
High-level input voltage at strobe inputs, $V_{IH(S)}$	2	5.5	2	5.5			V
Low-level input voltage at strobe inputs, $V_{IL(S)}$	0	0.8	0	0.8			V
Low-level output current, $I_{OL}$		-16		-16			mA
Operating free-air temperature, $T_A$	-55	125	0	70			°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for input voltage levels only.

- NOTES: 7. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.  
 8. The recommended combinations of input voltages fall within the shaded area of the figure shown.  
 9. The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.

**RECOMMENDED COMBINATIONS  
OF INPUT VOLTAGES**



**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**electrical characteristics over recommended free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>	'107A, '107B			'108A, '108B			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$I_{IH}$ High-level input current	A	$V_{CC\pm} = MAX$	$V_{ID} = 5 V$	30	75	30	75		$\mu A$
	B		$V_{ID} = -5 V$	30	75	30	75		
$I_{IL}$ Low-level input current	A	$V_{CC\pm} = MAX$	$V_{ID} = -5 V$	-10		-10			$\mu A$
	B		$V_{ID} = 5 V$	-10		-10			
$I_{IH}$ High-level input current into 1G or 2G		$V_{CC\pm} = MAX, V_{IH(S)} = 2.4 V$		40		40			$\mu A$
		$V_{CC\pm} = MAX, V_{IH(S)} = MAX V_{CC+}$		1		1			$mA$
$I_{IL}$ Low-level input current into 1G or 2G		$V_{CC\pm} = MAX, V_{IL(S)} = 0.4 V$		-1.6		-1.6			$mA$
$I_{IH}$ High-level input current into S		$V_{CC\pm} = MAX, V_{IH(S)} = 2.4 V$		80		80			$\mu A$
		$V_{CC\pm} = MAX, V_{IH(S)} = MAX V_{CC\pm}$		2		2			$mA$
$I_{IL}$ Low-level input current into S		$V_{CC\pm} = MAX, V_{IL(S)} = 0.4 V$		-3.2		-3.2			$mA$
$V_{OH}$ High-level output voltage		$V_{CC\pm} = MIN, V_{IL(S)} = 0.8 V, V_{IDH} = 25 mV, I_{OH} = -400 \mu A, V_{IC} = -3 V to 3 V$		2.4					V
$V_{OL}$ Low-level output voltage		$V_{CC\pm} = MIN, V_{IH(S)} = 2 V, V_{IDL} = -25 mV, I_{OL} = 16 mA, V_{IC} = -3 V to 3 V$		0.4		0.4			V
$I_{OH}$ High-level output current		$V_{CC\pm} = MIN, V_{OH} = MAX V_{CC+}$					250		$\mu A$
$I_{OS}$ Short-circuit output current <sup>§</sup>		$V_{CC\pm} = MAX$	-18	-70					$mA$
$I_{CCH+}$ Supply current from $V_{CC+}$ , outputs high		$V_{CC\pm} = MAX, T_A = 25^\circ C$	18	30		18	30		$mA$
$I_{CCH-}$ Supply current form $V_{CC-}$ , outputs high		$V_{CC\pm} = MAX, T_A = 25^\circ C$	-8.4	-15		-8.4	15		$mA$

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $T_A = 25^\circ C$ .



<sup>§</sup> Not more than one output should be shorted at a time.

**switching characteristics,  $V_{CC\pm} = \pm 5 V$ ,  $T_A = 25^\circ C$ , see Figure 1**

PARAMETER	TEST CONDITIONS	'107A, '107B			'108A, '108B			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH(D)}$ Propagation delay time, low-to-high-level output, from differential inputs A and B	$R_L = 390 \Omega, C_L = 50 pF$	17	25					ns
	$R_L = 390 \Omega, C_L = 15 pF$				19	25		
$t_{PHL(D)}$ Propagation delay time, high-to-low-level output, from differential inputs A and B	$R_L = 390 \Omega, C_L = 50 pF$	17	25					ns
	$R_L = 390 \Omega, C_L = 15 pF$				19	25		
$t_{PLH(S)}$ Propagation delay time, low-to-high-level output, from strobe input G or S	$R_L = 390 \Omega, C_L = 50 pF$	10	15					ns
	$R_L = 390 \Omega, C_L = 15 pF$				13	20		
$t_{PHL(S)}$ Propagation delay time, high-to-low-level output, from strobe input G or S	$R_L = 390 \Omega, C_L = 50 pF$	8	15					ns
	$R_L = 390 \Omega, C_L = 15 pF$				13	20		

**SN55107A, SN55107B, SN55108A, SN55108B  
 SN75107A, SN75107B, SN75108A, SN75108B  
 DUAL LINE RECEIVERS**

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. PROPAGATION DELAY TIMES**

- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 10 \pm 5 \text{ ns}$ ,  $t_f = 10 \pm 5 \text{ ns}$ ,  $t_{pd1} = 500 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ ,  $t_{pd2} = 1 \mu\text{s}$ ,  $\text{PRR} \leq 500 \text{ kHz}$ .  
 B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N916.

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 2

HIGH-LEVEL INPUT CURRENT INTO 1A or 2A  
vs  
FREE-AIR TEMPERATURE




FIGURE 3

**'107A, '107B  
PROPAGATION DELAY TIME  
(DIFFERENTIAL INPUTS)**




FIGURE 5

<sup>†</sup>Values below 0°C and above 70°C apply to SN55 Series only.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**


**TYPICAL CHARACTERISTICS<sup>†</sup>**

**'108A, '108B**

PROPAGATION DELAY TIME, LOW-TO-HIGH LEVEL  
(DIFFERENTIAL INPUTS)

vs

FREE-AIR TEMPERATURE



4

Line Drivers/Receivers

FIGURE 6

**'107A, '107B**

PROPAGATION DELAY TIME (STROBE INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 8

**'108A, '108B**

PROPAGATION DELAY TIME, HIGH-TO-LOW LEVEL  
(DIFFERENTIAL INPUTS)

vs

FREE-AIR TEMPERATURE




FIGURE 7

**'108A, '108B**

PROPAGATION DELAY TIME (STROBE INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 9

<sup>†</sup> Values below 0°C and above 70°C apply to SN55 Series only.

**SN55107A, SN55107B, SN55108A, SN55108B  
 SN75107A, SN75107B, SN75108A, SN75108B  
 DUAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**

**basic balanced-line transmission system**

The '107A, '107B, '108A, and '108B dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately  $(30 + 1.3 L)$  nanoseconds, where  $L$  is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.


Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:

$$V_{DIFF} \approx 1/2 I_{O(on)} \cdot R_T.$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line-termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:

$$V_{DIFF} \approx I_{O(on)} \cdot R_T.$$



**FIGURE 10**

**data-bus or party-line system**

The strobe feature of the receivers and the inhibit feature of the drivers allow these dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time-multiplexed on the transmission line. The device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.

# SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

## TYPICAL APPLICATION DATA




FIGURE 11

4

Line Drivers/Receivers

### unbalanced or single-line systems

These dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environmental noise is not severe.

The receiver threshold level is established by applying a dc reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3 volts to 3 volts. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

A single-ended output from a driver may be used in single-line systems. Coaxial or shielded line is preferred for minimum noise and crosstalk problems. For large signal swings, the high output current (typically 27 mA) of the SN75112 is recommended. Drivers may be paralleled for higher current. When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.




FIGURE 12

# SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

## TYPICAL APPLICATION DATA

### '108A, '108B dot-AND output connections

The '108A, '108B line receivers feature an open-collector-output circuit that can be connected in the dot-AND logic configuration with other similar open-collector outputs. This allows a level of logic to be implemented without additional logic delay.




FIGURE 13

### increasing common-mode input voltage range of receiver

The common-mode voltage range or CMVR is defined as the range of voltage applied simultaneously to both input terminals that if exceeded does not allow normal operation of the receiver.

The recommended operating CMVR is  $\pm 3$  volts, making it useful in all but the noisiest environments. In extremely noisy environments, common-mode voltage can easily reach  $\pm 10$  V to  $\pm 15$  V if some precautions are not taken to reduce ground and power supply noise, as well as crosstalk problems. When the receiver must operate in such conditions, input attenuators should be used to decrease the system common-mode noise to a tolerable level at the receiver inputs. Differential noise is also reduced by the same ratio.

These attenuators have been intentionally omitted from the receiver input terminals so the designer may select resistors that will be compatible with his particular application or environment. Furthermore, the use of attenuators adversely affects the input sensitivity, the propagation delay time, the power dissipation, and in some cases (depending on the selected resistor values) the input impedance, therefore reducing the versatility of the receiver.

The ability of the receiver to operate with approximately  $\pm 15$  volts common-mode voltage at the inputs has been checked using the circuit shown in Figure 14. The resistors R1 and R2 provide a voltage divider network. Dividers with three different values presenting a 5-to-1 attenuation were used so as to operate the differential inputs at approximately  $\pm 3$  volts common-mode voltage. Careful matching of the two attenuators is needed so as to balance the overdrive at the input stage. The resistors used are shown in Table A.

TABLE A

Attenuator 1: R1 = 2 k $\Omega$ , R2 = 0.5 k $\Omega$
Attenuator 2: R1 = 6 k $\Omega$ , R2 = 1.5 k $\Omega$
Attenuator 3: R1 = 12 k $\Omega$ , R2 = 3 k $\Omega$


Table B shows some of the typical switching results obtained under such conditions.

TABLE B. TYPICAL PROPAGATION DELAYS FOR RECEIVER WITH ATTENUATOR TEST CIRCUIT SHOWN IN FIGURE 14

DEVICE	PARAMETERS	INPUT ATTENUATOR	TYPICAL (ns)
'107A, '107B	t <sub>PLH</sub>	1	20
		2	32
		3	42
	t <sub>PHL</sub>	1	22
		2	31
		3	33
'108A, '108B	t <sub>PLH</sub>	1	36
		2	47
		3	57
	t <sub>PHL</sub>	1	29
		2	38
		3	41

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**





**FIGURE 14. COMMON-MODE CIRCUIT FOR TESTING INPUT ATTENUATORS,  
WITH RESULTS SHOWN IN TABLE B**

**4**

**Line Drivers/Receivers**

Two methods of terminating a transmission line to reduce reflections are:



**FIGURE 15**

The first method uses the resistors as the attenuation network and line termination. The second method uses two additional resistors for the line terminations.

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**

For party-line operation, method 2 should be used as follows:




FIGURE 16

4

To minimize the loading, the values of R1 and R2 should be fairly large. Examples of possible values are shown in Table A.

**furnace control using the SN75108A**

The furnace control circuit in Figure 17 is an example of the possible use of the SN55107A Series in areas other than what would normally be considered electronic systems. Basically the operation of this control is as follows. When the room temperature is below the desired level, the resistance of the room temperature sensor is high and channel 1 noninverting input is below (less positive than) the reference level set on the input differential amplifier. This situation causes a low output, operating the "heat on" relay and turning on the heat. The channel 2 noninverting input is below the reference level when the bonnet temperature of the furnace reaches the desired level. This causes a low output, thus operating the blower relay. Normally the furnace is shut down when the room temperature reaches the desired level and the channel 1 output goes high, turning the heat off. The blower remains on as long as the bonnet temperature is high, even after the "heat on" relay is off. There is also a safety switch in the bonnet that shuts the furnace down if the temperature there exceeds desired limitations. The types of temperature-sensing devices and bias-resistor values used are determined by the particular operating conditions encountered.




FIGURE 17. FURNACE CONTROL USING SN75108A


Line Drivers/Receivers

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**

**repeaters for long lines**

In some cases, the driven line may be so long that the noise level on the line reaches the common-mode limits or the attenuation becomes too large and results in poor reception. In such a case, a simple application of a receiver and a driver as repeaters [shown in Figure 18(a)] restores the signal level and allows an adequate signal level at the receiving end. If multichannel operation is desired, then proper gating for each channel must be sent through the repeater station using another repeater set as in Figure 18(b).




**FIGURE 18. RECEIVER-DRIVER REPEATERS**

**receiver as dual differential comparator**

There are many applications for differential comparators, such as voltage comparison, threshold detection, controlled Schmitt triggering, and pulse width control.

As a differential comparator, a '107A or '108A may be connected so as to compare the noninverting input terminal with the inverting input as shown in Figure 19. Thus the output will be high or low resulting from the A input being greater or less than the reference. The strobe inputs allow additional control over the circuit so that either output or both may be inhibited.




**FIGURE 19. SN55107A SERIES RECEIVER AS A DUAL DIFFERENTIAL COMPARATOR**

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**

**window detector**

The window detector circuit in Figure 20 has a large number of applications in test equipment and in determining upper limits, lower limits, or both at the same time — such as detecting whether a voltage or signal has exceeded its limits or "window". Illumination of the upper-limit (lower-limit) indicator shows that the input voltage is above (below) the selected upper (lower) limit. A mode selector is provided for selecting the desired test. For window detecting, the "upper and lower limits" test position is used.



MODE SELECTOR LEGEND

POSITION	CONDITION
1	OFF
2	TEST FOR UPPER LIMIT
3	TEST FOR LOWER LIMIT
4	TEST FOR UPPER AND LOWER LIMITS

FIGURE 20. WINDOW DETECTOR USING SN75108A

**SN55107A, SN55107B, SN55108A, SN55108B  
SN75107A, SN75107B, SN75108A, SN75108B  
DUAL LINE RECEIVERS**


**TYPICAL APPLICATION DATA**

**temperature controller with zero-voltage switching**

The circuit in Figure 21 switches an electric resistive heater on or off by providing negative-going pulses to the gate of a triac during the time interval when the line voltage is passing through zero. The pulse generator is the 2N5447 and four diodes. This portion of the circuit provides negative-going pulses during the short time (approximately 100  $\mu$ s) when the line voltage is near zero. These pulses are fed to the inverting input of one channel of the '108A. If the room temperature is below the desired level, the resistance of the thermistor is high and the noninverting input of channel 2 is above the reference level determined by the thermostat setting. This provides a high-level output from channel 2. This output is AND'ed with the positive-going pulses from the output of channel 1, which are reinverted in the 2N5449.

**4**

**Line Drivers/Receivers**



**FIGURE 21. ZERO-VOLTAGE SWITCHING TEMPERATURE CONTROLLER**

**SN55109A, SN55110A,  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

D2106, DECEMBER 1975—REVISED SEPTEMBER 1986


- Improved Stability over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Speed
- Standard Supply Voltages
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- TTL Input Compatibility
- Inhibitor Available for Driver Selection

-55°C to 125°C J or FK PACKAGE	0°C to 70°C J or N PACKAGE	OUTPUT FUNCTION
SN55109A	SN75109A	6-mA Current Switch
SN55110A	SN75110A	12-mA Current Switch
	SN75112	27-mA Current Switch

### description

The SN55109A, SN55110A, SN75109A, SN75110A, and SN75112 have improved output current regulation with supply voltage and temperature variations. In addition, the higher current of the SN75112 (27 mA) allows data to be transmitted over longer lines. These drivers offer optimum performance when used with the SN55107A, SN55108A, SN75107A, and SN75108A line receivers.

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IED Publication 617-12.


SN55109A, SN55110A, . . . J PACKAGE  
SN75109A, SN75110A, SN75112 . . .

D, J, OR N PACKAGE

(TOP VIEW)




SN55109A, SN55110A . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

### logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated

# SN55109A, SN55110A SN75109A, SN75110A, SN75112 DUAL LINE DRIVERS

## description (continued)

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the three drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by low logic levels on the enable inputs. The output current is nominally 6 milliamperes for the '109A, 12 milliamperes for the '110A, and 27 milliamperes for the SN75112.

The enable/inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor (enable D), common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode,  $I_O(\text{off})$ , is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high—the output impedance of a transistor biased to cutoff.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltage on the line without affecting driver performance.

4

Line Drivers/Receivers

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2.0 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These test guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The SN55109A and SN55110A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN75109A, SN75110A, and SN75112 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (EACH DRIVER)


LOGIC INPUTS		ENABLE INPUTS		OUTPUTS†	
A	B	C	D	Y	Z
X	X	L	X	OFF	OFF
X	X	X	L	OFF	OFF
L	X	H	H	ON	OFF
X	L	H	H	ON	OFF
H	H	H	H	OFF	ON

H = high level, L = low level, X = irrelevant

†When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.

**SN55109A, SN55110A  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

**schematic (each driver)**



**4**

**Line Drivers/Receivers**

**SN55109A, SN55110A  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55109A SN55110A	SN75109A SN75110A	SN75112	UNIT
V <sub>CC+</sub>	Supply voltage (see Note 1)	7	7	7	V
V <sub>CC-</sub>	Supply voltage	-7	-7	-7	V
V <sub>I</sub>	Input voltage	5.5	5.5	5.5	V
Output voltage range		-5 to 12	-5 to 12	-5 to 12	V
	D package		950		mW
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	FK package	1375			
	J package	1375	1025	1025	
	N package		1150	1150	
Operating free-air temperature range		-55 to 125	0 to 70	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260			°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package		300	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D package		260	260	°C
	N package		260	260	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Table. In the J package, SN55109A and SN55110A chips are alloy mounted, and SN75109A and SN75110A chips are glass mounted.

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	950 mW	7.6 mW/°C	25°C
FK	1375 mW	11.0 mW/°C	25°C
J (Alloy-mounted chip)	1375 mW	11.0 mW/°C	25°C
J (Glass-mounted chip)	1025 mW	8.2 mW/°C	25°C
N	1150 mW	9.2 mW/°C	25°C

### recommended operating conditions (see Note 3)

		SN55109A, SN55110A			SN75109A, SN75110A SN75112			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage $V_{CC+}$	$T_A \geq 0^\circ C$	4.5	5	5.5	4.75	5	5.25	V
	$T_A < 0^\circ C$	4.75	5	5.5				
Supply voltage $V_{CC-}$	$T_A \geq 0^\circ C$	-4.5	-5	-5.5	-4.75	-5	-5.25	V
	$T_A < 0^\circ C$	-4.75	-5	-5.5				
Positive common-mode output voltage		0	10	0	0	10	0	V
Negative common-mode output voltage		0	-3	0	0	-3	0	V
High-level input voltage, $V_{IH}$		2			2			V
Low-level input voltage, $V_{IL}$				0.8			0.8	V
Operating free-air temperature, $T_A$		-55	125	0	0	70	0	$^\circ C$

NOTE 3: When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55109A, SN75109A			SN55110A, SN75110A			SN75112			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	Input clamp voltage	$V_{CC\pm} = \text{MIN}, I_I = -12 \text{ mA}$	-0.9	-1.5	-0.9	-1.5	-0.9	-1.5	-0.9	-1.5	V
$I_{O(\text{on})}$	On-state output current	$V_{CC\pm} = \text{MAX}, V_O = 10 \text{ V}$	6	7	12	15	27	36			mA
$I_{O(\text{off})}$	Off-state output current	$V_{CC\pm} = \text{MIN}, V_O = -3 \text{ V}$	3.5	6	6.5	12	18	27			
$I_I$	Input current at maximum input voltage	$V_{CC\pm} = \text{MIN}, V_I = 10 \text{ V}$			100		100		100		$\mu A$
$I_{IH}$	A, B, or C inputs	$V_{CC\pm} = \text{MAX}, V_I = 5.5 \text{ V}$		1		1		1		1	mA
	D input			2		2		2		2	
$I_{IL}$	A, B, or C inputs	$V_{CC\pm} = \text{MAX}, V_I = 2.4 \text{ V}$		40		40		40		40	$\mu A$
	D input			80		80		80		80	
$I_{CC+(\text{on})}$	A, B, or C inputs	$V_{CC\pm} = \text{MAX}, V_I = 0.4 \text{ V}$		-3		-3		-3		-3	mA
	D input			-6		-6		-6		-6	
$I_{CC-(\text{on})}$	A and B inputs at 0.4 V, C and D inputs at 2 V	$V_{CC\pm} = \text{MAX}, A \text{ and } B \text{ inputs at } 0.4 \text{ V, } C \text{ and } D \text{ inputs at } 2 \text{ V}$	18	30	23	35	25	40			mA
			-18	-30	-34	-50	-65	-100			
$I_{CC+(\text{off})}$	A and B inputs at 0.4 V	$V_{CC\pm} = \text{MAX}, A, B, \text{ and } D \text{ inputs at } 0.4 \text{ V}$	18		21		30				mA
			-10		-17		-32				

<sup>†</sup>For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ C$ .

**SN55109A, SN55110A  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Y or Z	$C_L = 40\text{ pF}$ , $R_L = 50\Omega$ , See Figure 1	9	15	ns	
$t_{PHL}$				9	15	ns	
$t_{PLH}$	C or D	Y or Z		16	25	ns	
$t_{PHL}$				13	25	ns	



<sup>†</sup> $t_{PLH}$  = Propagation delay time, low-to-high-level output.

$t_{PHL}$  = Propagation delay time, high-to-low-level output.

4

Line Drivers/Receivers

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50\Omega$ ,  $t_R = t_F = 10 \pm 5\text{ ns}$ ,  $t_{W1} = 500\text{ ns}$ ,  $PRR \leq 1\text{ MHz}$ ,  $t_{W2} = 1\mu\text{s}$ ,  $PRR \leq 500\text{ kHz}$ .

B.  $C_L$  includes probe and jig capacitance.

C. For simplicity, only one channel and the enable connections are shown.

FIGURE 1. PROPAGATION DELAY TIMES

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN55109A, SN55110A  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

**TYPICAL CHARACTERISTICS**

ON-STATE OUTPUT CURRENT  
vs  
NEGATIVE SUPPLY VOLTAGE

SN55109A, SN75109A




FIGURE 2

SN55110A, SN75110A




FIGURE 3

4

Line Drivers/Receivers

SN75112





FIGURE 4

**SN55109A, SN55110A  
SN75109A, SN75110A, SN75112  
DUAL LINE DRIVERS**

**TYPICAL APPLICATION DATA**

**special pulse-control circuit**

Figure 5 shows a circuit that may be used as a pulse generator output or in many other testing applications.



**FIGURE 5. PULSE CONTROL CIRCUIT**

# SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE

D3000, FEBRUARY 1986

- Similar to a Dual Version of SN75109A Line Driver
- Improved Stability Over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- Glitch-Free Power-Up/Power-Down Operation
- TTL Input Compatibility
- Common Enable Circuit

## description


The SN75111 features four line drivers with a common enable input. When the enable input is high, a constant output current is switched between each pair of output terminals in response to the logic level at that channel's input. When the enable is low, all channel outputs are nonconductive (transistors biased to cutoff). This minimizes loading in party-line systems where a large number of drivers share the same line.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltages on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The SN75111 is characterized for operation from 0°C to 70°C.

D, J, OR N  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)




FUNCTION TABLE

LOGIC INPUT	ENABLE INPUT	OUTPUT CURRENT Z	Y
H	H	ON	OFF
L	H	OFF	ON
H	L	OFF	OFF
L	L	OFF	OFF

L = low logic level

H = high logic level


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE


logic diagram (positive logic)



4

Line Drivers/Receivers

schematics of inputs and outputs



SN75111  
QUADRUPLE LINE DRIVER WITH COMMON ENABLE

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Input voltage (any input) . . . . .	5.5 V
Output voltage range (any output) . . . . .	-5 V to 12 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, derate the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package the SN75111 is glass mounted.

4

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$		4.75	5	5.25	V
Supply voltage, $V_{CC-}$		-4.75	-5	-5.25	V
High-level input voltage, $V_{IH}$		2	5.5	5.5	V
Low-level input voltage, $V_{IL}$		0	0.8	0.8	V
Common-mode output voltage range	$V_{OCR+}$	0	10	10	V
	$V_{OCR-}$	0	-3	-3	V
Operating free-air temperature, $T_A$		0	70	70	°C

NOTE 3: All unused outputs must be grounded.

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5.25$  V,  $V_{CC-} = -5.25$  V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -12$ mA		-0.9	-1.5	V
$I_{O(on)}$	On-state output current	$V_{CC+} = 5.25$ V, $V_{CC-} = -5.25$ V		5.5	7	mA
		$V_{CC+} = 4.75$ V, $V_{CC-} = -4.75$ V	3.5	5.5		
$I_{O(off)}$	Off-state output current	$V_{CC+} = 4.75$ V, $V_{CC-} = -4.75$ V		100	100	μA
$I_{IH}$	High-level input current	$V_I = 2.4$ V		40	40	μA
		$V_I = 5.25$ V		1	1	
$I_{IL}$	Low-level input current	$V_I = 0.4$ V			-1.6	mA
$I_{CC+}$	Supply current from $V_{CC+}$	$A$ inputs at 0.4 V	Enable at 2 V	28	40	mA
			Enable at 0.4 V	27	40	
$I_{CC-}$	Supply current from $V_{CC-}$	$A$ inputs at 0.4 V	Enable at 2 V	-43	-55	mA
			Enable at 0.4 V	-25	-35	

<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V, and  $T_A = 25^\circ\text{C}$ .


Line Drivers/Receivers

# SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE


switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $R_L = 50\ \Omega$ ,  $C_L = 40\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	Y or Z	See Figure 1	9	15	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output	A	Y or Z		7	15	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level output	Enable	Y or Z		14	25	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output	Enable	Y or Z		15	25	ns	

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50\ \Omega$ ,  $t_r = t_f = 10 \pm 5\text{ ns}$ ,  $t_{W1} = 200\text{ ns}$ , PRR  $\leq 1\text{ MHz}$ ,  $t_{W2} = 1\ \mu\text{s}$ , PRR  $\leq 500\text{ kHz}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

D1315, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Choice of Open-Collector, Open-Emitter, or 3-State Outputs
- High-Impedance Output State for Party-Line Applications
- Single-Ended or Differential AND/NAND Outputs
- Single 5-V Supply
- Dual Channel Operation
- Compatible with TTL
- Short-Circuit Protection
- High-Current Outputs
- Common and Individual Output Controls
- Clamp Diodes at Inputs and Outputs
- Easily Adaptable to SN55114 and SN75114 Applications
- Designed for Use with SN55115 and SN75115

## description


The SN55113 and SN75113 dual differential line drivers with three-state outputs are designed to provide all the features of the SN55114 and SN75114 line drivers with the added feature of driver output controls. Individual controls are provided for each output pair, as well as a common control for both output pairs. If any output is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.


The SN55113 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75113 is characterized for operation over the temperature range of  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55113 . . . J PACKAGE  
SN75113 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55113 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE

INPUTS		OUTPUTS		
OUTPUT	CONTROL	DATA	AND	NAND
C	CC	A B <sup>†</sup>	Y	Z
L	X	X X	Z	Z
X	L	X X	Z	Z
H	H	L X	L	H
H	H	X L	L	H
H	H	H H	H	L

H = high level, L = low level, X = irrelevant,

Z = high impedance (off)

<sup>†</sup>B input and 4th line of function table are applicable only to driver number 1.

4


Line Drivers/Receivers

# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS


4

Line Drivers/Receivers

logic symbol†




logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

schematic



▽ . . . V<sub>CC</sub> bus

\*These components common to both drivers.  
Resistor values shown are nominal and in ohms.

**SN55113, SN75113  
DUAL DIFFERENTIAL LINE DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, see Dissipation Derating Curves in Appendix A. In the J and FK packages, SN55113 chips are alloy mounted; SN75113 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

#### **recommended operating conditions**

	SN55113			SN75113			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2			2		V
Low-level input voltage, V <sub>IL</sub>				0.8		0.8	V
High-level output current, I <sub>OH</sub>				-40		-40	mA
Low-level output current, I <sub>OL</sub>				40		40	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55113			SN75113			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-0.9	-1.5	-0.9	-1.5	-0.9	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	2.4	3.4	2.4	3.4	2	3.0	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA	0.23	0.4	0.23	0.4	0.23	0.4	V
V <sub>OK</sub> Output clamp voltage	V <sub>CC</sub> = MAX, I <sub>O</sub> = -40 mA	-1.1	-1.5	-1.1	-1.5	-1.1	-1.5	V
I <sub>O(off)</sub> Off-state open-collector output current	V <sub>CC</sub> = MAX	V <sub>OH</sub> = 12 V	T <sub>A</sub> = 25°C	1	10			μA
		V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 125°C		200			
		V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 25°C		1	10	20	
I <sub>OZ</sub> Off-state (high-impedance-state) output current	V <sub>CC</sub> = MAX, Output controls at 0.8 V	T <sub>A</sub> = 25°C, V <sub>O</sub> = 0 to V <sub>CC</sub>		±10	±10			μA
		T <sub>A</sub> = MAX	V <sub>O</sub> = 0	-150	-20			
			V <sub>O</sub> = 0.4 V	±80	±20			
			V <sub>O</sub> = 2.4 V	±80	±20			
			V <sub>O</sub> = V <sub>CC</sub>	80	20			
I <sub>I</sub> Input current at maximum input voltage	A, B, C CC	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1	1			mA
				2	2			
I <sub>IH</sub> High-level input current	A, B, C CC	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40	40			μA
				80	80			
I <sub>IL</sub> Low-level input current	A, B, C CC	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6	-1.6			mA
				-3.2	-3.2			
I <sub>OS</sub> Short-circuit output current <sup>§</sup>		V <sub>CC</sub> = MAX, V <sub>O</sub> = 0, T <sub>A</sub> = 25°C	-40 -90 -120	-40 -90 -120	-40 -90 -120			mA
I <sub>CC</sub> Supply current (both drivers)		All inputs at 0 V, No load, T <sub>A</sub> = 25°C	V <sub>CC</sub> = MAX	47 65	47 65			mA
			V <sub>CC</sub> = 7 V	65 85	65 85			

<sup>†</sup>All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.


<sup>‡</sup>All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


## switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 30 pF, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	SN55113			SN75113			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		13	20	13	30			ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	See Figure 1	12	20	12	30			ns
t <sub>PZH</sub> Output enable time to high level	R <sub>L</sub> = 180 Ω, See Figure 2	7	15	7	20			ns
t <sub>PZL</sub> Output enable time to low level	R <sub>L</sub> = 250 Ω, See Figure 3	14	30	14	40			ns
t <sub>PHZ</sub> Output disable time from high level	R <sub>L</sub> = 180 Ω, See Figure 2	10	20	10	30			ns
t <sub>PLZ</sub> Output disable time from low level	R <sub>L</sub> = 250 Ω, See Figure 3	17	35	17	35			ns

**PARAMETER MEASUREMENT INFORMATION**



**TEST CIRCUIT**




**FIGURE 1.  $t_{PLH}$  and  $t_{PHL}$**

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $PRR \leq 500 \text{ kHz}$ ,  $t_w = 100 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.

# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION



4

Line Drivers/Receivers

## TEST CIRCUIT





FIGURE 2.  $t_{PZH}$  and  $t_{PHZ}$

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_w = 100 \text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION



4




FIGURE 3. tPZL and tPLZ

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500$  kHz,  $t_w = 100$  ns.  
B.  $C_L$  includes probe and jig capacitance.

# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

<sup>†</sup>Data for temperatures below  $0^\circ C$  and above  $70^\circ C$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

**SN55113, SN75113  
DUAL DIFFERENTIAL LINE DRIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 8




FIGURE 9




FIGURE 10





FIGURE 11

<sup>†</sup>Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.



<sup>†</sup>Data for temperature below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

## **SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS**

## TYPICAL CHARACTERISTICS<sup>†</sup>






FIGURE 16



## FIGURE 17

<sup>†</sup>Data for temperature below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

## TYPICAL APPLICATION DATA



$\dagger R_T = Z_0$ . A capacitor may be connected in series with  $R_T$  to reduce power dissipation.

**FIGURE 18. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION**

## 4

### Line Drivers/Receivers

# SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

D1315, SEPTEMBER 1973—REVISED SEPTEMBER 1986


- Choice of Open-Collector, Open-Emitter, or Totem-Pole Outputs
- Single-Ended or Differential AND/NAND Outputs
- Single 5-V Supply
- Dual Channel Operation
- TTL-Compatible
- Short-Circuit Protection
- High-Current Outputs
- Triple Inputs
- Clamp Diodes at Inputs and Outputs
- Designed for Use with SN55115 and SN75115 Differential Line Receivers
- Designed to be Interchangeable with Fairchild 9614 Line Driver

## description

The SN55114 and SN75114 dual differential line drivers are designed to provide differential output signals with the high-current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins. Since the output stages provide TTL-compatible output levels, these devices may also be used as TTL expanders or phase splitters.

The SN55114 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75114 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


## logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN55114 . . . J PACKAGE  
SN75114 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55114 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

## FUNCTION TABLE

INPUTS			OUTPUTS	
A	B	C	Y	Z
H	H	H	H	L
ALL OTHER INPUT COMBINATIONS			L	H

H = high level, L = low level


## logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

# SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

schematic (each driver)



4

Pin numbers shown are for D, J, and N packages

<sup>t</sup>These components are common to both drivers.

Resistor values shown are nominal and in ohms.

Line Drivers/Receivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55114	SN75114	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	V
Input voltage	5.5	5.5	V
Off-state voltage applied to open-collector outputs	12	12	V
D package	950		
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1375		mW
FK package	1375	1025	
J package	1150		
N package			
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300		°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	260		°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55114 chips are alloy mounted. In the J package, SN75114 chips are glass mounted.

recommended operating conditions

	SN55114			SN75114			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC1</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			2			V
Low-level input voltage, V <sub>IL</sub>				0.8			V
High-level output current, I <sub>OH</sub>				-40			mA
Low-level output current, I <sub>OL</sub>				40			mA
Operating free-air temperature, T <sub>A</sub>	-55	125	0	0	70	70	°C

SN55114, SN75114  
DUAL DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55114			SN75114			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-0.9	-1.5	-0.9	-1.5	-0.9	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -10 mA	2.4	3.4	2.4	3.4	2	3.0	V
	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -40 mA	2	3.0	2	3.0			
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA	0.2	0.4	0.2	0.45	0.2	0.45	V
V <sub>OK</sub> Output clamp voltage	V <sub>CC</sub> = 5 V, I <sub>O</sub> = 40 mA, T <sub>A</sub> = 25°C	6.1	6.5	6.1	6.5	6.1	6.5	V
	V <sub>CC</sub> = MAX, I <sub>O</sub> = -40 mA, T <sub>A</sub> = 25°C	-1.1	-1.5	-1.1	-1.5	-1.1	-1.5	
I <sub>O(off)</sub> Off-state open-collector output current	V <sub>CC</sub> = MAX	V <sub>OH</sub> = 12 V	T <sub>A</sub> = 25°C	1	100			μA
		V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 125°C	200				
	V <sub>CC</sub> = MAX	V <sub>OH</sub> = 12 V	T <sub>A</sub> = 25°C		1	100		
		V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 70°C		200			
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1		1		mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40		40		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.1	-1.6	-1.1	-1.6	mA
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0, T <sub>A</sub> = 25°C	-40	-90	-120	-40	-90	-120	mA
I <sub>CC</sub> Supply current (both drivers)	All inputs at 0 V, No load, T <sub>A</sub> = 25°C	V <sub>CC</sub> = MAX	37	50	37	50		mA
		V <sub>CC</sub> = 7 V	47	65	47	70		

<sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.



<sup>§</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	SN55114			SN75114			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 30 pF, See Figure 1	15	20	15	30	ns	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		11	20	11	30	ns	ns	

# SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 500\text{ }\Omega$ , PRR  $\leq 500\text{ kHz}$ ,  $t_w \geq 100\text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS†




FIGURE 2




FIGURE 3

† Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.

SN55114, SN75114  
DUAL DIFFERENTIAL LINE DRIVERS

**TYPICAL CHARACTERISTICS†**

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 4

LOW-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 5

OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE




FIGURE 6

PROPAGATION DELAY TIMES  
vs  
FREE-AIR TEMPERATURE




FIGURE 7

† Data for temperatures below 0°C and above 70°C are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.

# SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 8




FIGURE 9





FIGURE 10

<sup>†</sup> Data for temperatures below 0°C and above 70°C are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.

**SN55114, SN75114  
DUAL DIFFERENTIAL LINE DRIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**



<sup>†</sup> $R_T = Z_0$ . A capacitor may be connected in series with  $R_T$  to reduce power dissipation.

**FIGURE 11. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION**

4

Line Drivers/Receivers

## 4

### Line Drivers/Receivers

# SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

D1315, SEPTEMBER 1973—REVISED OCTOBER 1986

- Choice of Open-Collector or Active Pull-Up (Totem-Pole) Outputs
- Single 5-V Supply
- Differential Line Operation
- Dual-Channel Operation
- TTL Compatible
- $\pm 15$  V Common-Mode Input Voltage Range
- Optional-Use Built-In  $130\Omega$  Line-Terminating Resistor
- Individual Frequency Response Controls
- Individual Channel Strobes
- Designed for Use with SN55113, SN75113, SN55114, and SN75114 Drivers
- Designed to be Interchangeable with Fairchild 9615 Line Receivers


## description

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the differential input voltage. The open-collector output configuration permits the wire-ANDing of similar TTL outputs (such as SN5401/SN7401) or other SN55115/SN75115 line receivers. This permits a level of logic to be implemented without extra delay. The output stages are similar to TTL totem-pole outputs, but with sink outputs, 1YS and 2YS, and the corresponding active pull-up terminals, 1YP and 2YP, available on adjacent package pins. The frequency response and noise immunity may be provided by a single external capacitor. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.


The SN55115 is characterized for operation over the full military range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75115 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55115 . . . J DUAL-IN-LINE PACKAGE  
SN75115 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55115 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection


## FUNCTION TABLE

STROBE	DIFF INPUT	OUTPUT (YP AND YS TIED TOGETHER)
L	X	H
H	L	H
H	H	L


$H = V_I \geq V_{IH} \text{ min or } V_{ID} \text{ more positive than } V_{TH} \text{ max}$   
 $L = V_I \leq V_{IL} \text{ max or } V_{ID} \text{ more negative than } V_{TL} \text{ max}$   
 $X = \text{irrelevant}$

## **SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS**

## logic symbol†



### **logic diagram (positive logic)**




4

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## Line Drivers/Receivers

### **schematic (each receiver)**



Resistor values are nominal and in ohms.

Pin numbers shown are for D, J, and N packages.

**SN55115, SN75115**  
**DUAL DIFFERENTIAL LINE RECEIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

	SN55115	SN75115	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	7	V
Input voltage at A, B, and $R_T$ inputs	$\pm 25$	$\pm 25$	V
Input voltage at strobe input	5.5	5.5	V
Off-state voltage applied to open-collector outputs	14	14	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	D package FK package J package N package	950 1375 1375 1150	mW
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300		°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	260		°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55115 chips are alloy mounted and SN75115 chips are glass mounted. For these devices in the N package, use the 7.0-mW/°C curve. For the D package, use the 8.2 mW/°C curve.

**recommended operating conditions**

	SN55115			SN75115			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level (strobe) input voltage, $V_{IH}$	2.4			2.4			V
Low-level (strobe) input voltage, $V_{IL}$			0.4			0.4	V
High-level output current, $I_{OH}$			-5			-5	mA
Low-level output current, $I_{OL}$			15			15	mA
Operating free-air temperature, $T_A$	-55	125	0	0	70		°C

# SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

4

Line Drivers/Receivers

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55115			SN75115			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{TH}^§$ Differential input high-threshold voltage	$V_O = 0.4$ V, $I_{OL} = 15$ mA, $V_{IC} = 0$			500			500	mV	
$V_{TL}^§$ Differential input low-threshold voltage	$V_O = 2.4$ V, $I_{OH} = -5$ mA, $V_{IC} = 0$	-500 <sup>¶</sup>			-500 <sup>¶</sup>			mV	
$V_{ICR}$ Common-mode input voltage range	$V_{ID} = \pm 1$ V	+15 to -15	+24 to -19		+15 to -15	+24 to -19		V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{ID} = -0.5$ V, $I_{OH} = -5$ mA	$T_A = \text{MIN}$ $T_A = 25^\circ\text{C}$ $T_A = \text{MAX}$	2.2 2.4 2.4		2.4 2.4 2.4			V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{ID} = 0.5$ V, $I_{OL} = 15$ mA		0.22 -0.9 -0.5 -0.7 -0.7	0.4		0.22 5 2 5 10	0.45	V	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4$ V, Other input at 5.5 V	$T_A = \text{MIN}$ $T_A = 25^\circ\text{C}$ $T_A = \text{MAX}$				-0.9 -0.5 -0.7 -0.7	-0.9	mA	
$I_{SH}$ High-level strobe current	$V_{CC} = \text{MIN}$ , $V_{ID} = -0.5$ V, $V_{strobe} = 4.5$ V	$T_A = 25^\circ\text{C}$ $T_A = \text{MAX}$				2 5	5 10	$\mu\text{A}$	
$I_{SL}$ Low-level strobe current	$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V, $V_{strobe} = 0.4$ V	$T_A = 25^\circ\text{C}$		-1.15 -1.2	-2.4		-1.15 -1.2	-2.4	mA
$I_{(RTC)}$ Response-time-control current	$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V, $V_{RC} = 0$	$T_A = 25^\circ\text{C}$		-3.4			-3.4		mA
$I_{O(off)}$ Off-state open-collector output current	$V_{CC} = \text{MIN}$ , $V_{OH} = 12$ V, $V_{ID} = -4.5$ V	$T_A = 25^\circ\text{C}$ $T_A = \text{MAX}$			100 200				$\mu\text{A}$
	$V_{CC} = \text{MIN}$ , $V_{OH} = 5.25$ V, $V_{ID} = -4.75$ V	$T_A = 25^\circ\text{C}$ $T_A = \text{MAX}$					100 200		
$R_T$ Line-terminating resistance	$V_{CC} = 5$ V	$T_A = 25^\circ\text{C}$	77	130	167	74	130	179	$\Omega$
$I_{OS}$ Short-circuit output current <sup>  </sup>	$V_{CC} = \text{MAX}$ , $V_O = 0$ , $V_{ID} = -0.5$ V	$T_A = 25^\circ\text{C}$	-15	-40	-80	-14	-40	-100	mA
$I_{CC}$ (both receivers)	$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V, $V_{IC} = 0$	$T_A = 25^\circ\text{C}$		32	50		32	50	mA

<sup>†</sup> Unless otherwise noted  $V_{strobe} = 2.4$  V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

<sup>‡</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ , and  $V_{IC} = 0$ .

<sup>§</sup> Differential voltages are at the B input terminal with respect to the A input terminal.

<sup>¶</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.



<sup>||</sup> Only one output should be shorted to ground at a time, and duration of the short-circuit should not exceed one second.

switching characteristics,  $V_{CC} = 5$  V,  $C_L = 30$  pF,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	SN55115			SN75115			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 3.9$ k $\Omega$ , See Figure 1		18	50		18	75	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$R_L = 390$ $\Omega$ , See Figure 1		20	50		20	75	ns

**SN55115, SN75115  
DUAL DIFFERENTIAL LINE RECEIVERS**

**PARAMETER MEASUREMENT INFORMATION**




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_w = 100 \text{ ns}$ , duty cycle = 50%.  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. PROPAGATION DELAY TIMES**

**4**

**TYPICAL CHARACTERISTICS**



**FIGURE 2**

# SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS†




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

† Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75 \text{ V}$  and above  $5.25 \text{ V}$  are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

**SN55115, SN75115  
DUAL DIFFERENTIAL LINE RECEIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10

<sup>†</sup>Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55115 circuits only. These parameters were measured with the active pull up connected to the sink output.

# SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 11




FIGURE 12




FIGURE 13





FIGURE 14

<sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

**SN55115, SN75115  
DUAL DIFFERENTIAL LINE RECEIVERS**

**TYPICAL APPLICATION DATA**



<sup>†</sup>A capacitor may be connected in series with  $Z_0$  to reduce power dissipation.

**FIGURE 15. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION**

# 4

## Line Drivers/Receivers

**SN55116 THRU SN55119  
SN75116 THRU SN75119  
DIFFERENTIAL LINE TRANSCEIVERS**

D2143, MAY 1976—REVISED SEPTEMBER 1986

**features common to all types**

- Single 5-V Supply
- 3-State Driver Output Circuitry
- TTL-Compatible Driver Inputs
- TTL-Compatible Receiver Output
- Differential Line Operation
- Receiver Output Strobe ('116, '117) or Enable ('118, '119)
- Designed for Party-Line (Data-Bus) Applications
- Choice of Ceramic or Plastic Packages

**additional features of the SN55116/SN75116**

- Independent Driver and Receiver
- Choice of Open-Collector or Totem-Pole Outputs on Both Driver and Receiver
- Dual Data Inputs on Driver
- Optional Line-Termination Resistor in Receiver
- $\pm 15$ -V Receiver Common-Mode Capability
- Receiver Frequency Response Control

**additional features of the SN55117/SN75117**

- Driver Output Internally Connected to Receiver Input

The SN55118/SN75118 is an SN55116/SN75116 with 3-State Receiver Output Circuitry  
The SN55119/SN75119 is an SN55117/SN75117 with 3-State Receiver Output Circuitry

**description**

These integrated circuits are designed for use in interfacing between TTL-type digital systems and differential data transmission lines. They are especially useful for party-line (data-bus) applications. Each of these circuit types combine in one package a three-state differential line driver and a differential-input line receiver, both of which operate from a single 5-volt power supply. The driver inputs and receiver outputs are TTL compatible. The driver employed is similar to the SN55113/SN75113 three-state line driver, and the receiver is similar to the SN55115/SN75115 line receiver.

The '116 and '118 circuits offer all the features of the SN55113/SN75113 driver and the SN55115/SN75115 receiver combined. The driver performs the dual input AND and NAND functions when enabled, or presents a high impedance to the load when in the disabled state. The driver output stages are similar to TTL totem-pole outputs, but have the current-sink portion separated from the current-sourcing portion and both are brought out to adjacent package pins. This feature allows the user the option of using the driver in the open-collector output configuration, or, by connecting the adjacent source and sink pins together, of using the driver in the normal totem-pole output configuration.


The receiver portion of the '116 and '118 features a differential-input circuit having a common-mode voltage range of  $\pm 15$  volts. An internal 130-ohm resistor is also provided, which may optionally be used for terminating the transmission line. A frequency response control pin allows the user to reduce the speed of the receiver or to improve differential noise immunity. The receiver of the '116 also has an output strobe and a split totem-pole output. The receiver of the '118 has an output-enable for the three-state split totem-pole output. The receiver section of either circuit is independent of the driver section except for the V<sub>CC</sub> and ground pins.

The '117 and '119 circuits provide the basic driver and receiver functions of the '116 and '118, but use a package that is only half as large. The '117 and '119 are intended primarily for party-line or bus-organized systems as the driver outputs are internally connected to the receiver inputs. The driver has a single data input and a single enable input, and the '117 receiver has an output strobe while the '119 receiver has a three-state-output enable. These devices do not, however, provide output connection options, line termination resistors, or receiver frequency-response controls.


The SN55116, SN55117, SN55118, and SN55119 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75116, SN75117, SN75118, and SN75119 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS


**SN55116 . . . J PACKAGE  
SN75116 . . . D, J, OR N PACKAGE  
(TOP VIEW)**




**SN55118 . . . J PACKAGE  
SN75118 . . . D, J, OR N PACKAGE  
(TOP VIEW)**




**SN55116  
FK PACKAGE  
(TOP VIEW)**




**SN55118  
FK PACKAGE  
(TOP VIEW)**




**SN55117 . . . JG PACKAGE  
SN75117 . . . D, JG, OR P PACKAGE  
(TOP VIEW)**




**SN55119 . . . JG PACKAGE  
SN75119 . . . D, JG, OR P PACKAGE  
(TOP VIEW)**



**SN55117  
FK PACKAGE  
(TOP VIEW)**



**SN55119  
FK PACKAGE  
(TOP VIEW)**



NC—No internal connection.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

**'116, '118  
FUNCTION TABLE  
OF DRIVER**

INPUTS			OUTPUTS	
DE	DA	DB	DY	DZ
L	X	X	Z	Z
H	L	X	L	H
H	X	L	L	H
H	H	H	H	L

**'117, '119  
FUNCTION TABLE  
OF DRIVER**

INPUTS			OUTPUTS	
DI	DE	A	B	
H	H	H	L	
L	H	L	H	
X	L	Z	Z	

**'116, '118  
FUNCTION TABLE OF RECEIVER**


RS/RE	DIFF INPUT	OUTPUT RY	
		'116	'118
L	X	H	Z
H	L	H	H
H	H	L	L

**'117, '119  
FUNCTION TABLE OF RECEIVER**

A	B	RS/RE	OUTPUT RY	
			'117	'119
H	L	H	H	H
L	H	H	L	L
X	X	L	H	Z

H = high level ( $V_I \geq V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max)  
L = low level ( $V_I \leq V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max)  
X = irrelevant  
Z = high impedance (off)

## schematics of inputs and outputs




# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS


4

## Line Drivers/Receivers

### logic symbols†



### logic diagrams (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown for '116 and '118 are for J and N packages; those shown for '117 and '119 are for JG and P packages.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

		'116, '118	'117, '119	UNIT
Supply voltage, V <sub>CC</sub>		7	7	V
Input voltage, V <sub>I</sub>	DA, DB, DE, DI, RE, RS	5.5	5.5	V
	RA, RB, RT	±25		
	A and B		0 to 6	
Off-state voltage applied to open-collector outputs		12		V

		SN55116 THRU SN55119	SN75116 THRU SN75119	UNIT
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	D package		950	mW
	FK package	1375		
	J package	1375	1025	
	JG package	1050	825	
	N package		1150	
	P package		1000	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J and JG packages		300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N, or P package			260	°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55116 through SN55119 chips are alloy mounted and SN75116 through SN75119 chips are glass mounted. In the JG package, SN55117 and SN55119 are alloy mounted and SN75117 and SN75119 chips are glass mounted. In the N package, use the 9.2 mW/°C curve for these devices. In the P package, use the 8-mW/°C curve for these devices.

## recommended operating conditions

PARAMETER		SN55'			SN75'			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	All inputs except differential inputs	2			2			V
Low-level input voltage, V <sub>IL</sub>			0.8			0.8		V
High-level output current, I <sub>OH</sub>	Drivers		-40			-40		mA
	Receivers		-5			-5		
Low-level output current, I <sub>OL</sub>	Drivers		40			40		mA
	Receivers		15			15		
Receiver input voltage, V <sub>I</sub>	'116, '118		±15			±15		V
	'117, '119		0	6	0	6		
Operating free-air temperature, T <sub>A</sub>		-55		125	0		70	°C

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

## driver section

PARAMETER	TEST CONDITIONS <sup>†</sup>	'116, '118			'117, '119			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-0.9	-1.5	-0.9	-1.5	-0.9	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, T <sub>A</sub> = 25°C (SN55')	2.4	3.4	2.4	3.4	2	3	V
	V <sub>IL</sub> = 0.8 V, T <sub>A</sub> = 0°C to 70°C (SN75')	I <sub>OH</sub> = -40 mA	2	3	2	3	2	
	V <sub>IH</sub> = 2 V (SN55')	T <sub>A</sub> = -55°C to 125°C	I <sub>OH</sub> = -10 mA	2	2	I <sub>OH</sub> = -40 mA	1.8	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA			0.4		0.4	0.4	V
V <sub>OK</sub> Output clamp voltage	V <sub>CC</sub> = MAX, I <sub>O</sub> = -40 mA, DE at 0.8 V			-1.5		-1.5	-1.5	V
I <sub>O(off)</sub> Off-state open-collector output current	V <sub>CC</sub> = MAX, T <sub>A</sub> = 25°C			1	10			μA
	V <sub>O</sub> = 12 V	T <sub>A</sub> = MAX			200			
					20			
I <sub>OZ</sub> Off-state (high-impedance-state) output current	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 to V <sub>CC</sub> , DE at 0.8 V, T <sub>A</sub> = 25°C				±10			μA
	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0				-300			
	DE at 0.8 V, V <sub>O</sub> = 0.4 V to V <sub>CC</sub>				±150			
I <sub>I</sub> Input current at maximum input voltage	T <sub>A</sub> = MAX	V <sub>O</sub> = 0 to V <sub>CC</sub>			±20			mA
I <sub>IH</sub> High-level input current	Driver or enable input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1		1	mA
		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40		40	
I <sub>IL</sub> Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6		-1.6	mA
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0, T <sub>A</sub> = 25°C		-40	-120	-40	-120	-40	mA
I <sub>CC</sub> Supply current (driver and receiver combined)	V <sub>CC</sub> = MAX, T <sub>A</sub> = 25°C		42	60	42	60	42	mA

<sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

## switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 30 pF, T<sub>A</sub> = 25°C

### driver section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	See Figure 13	14	30		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		12	30		
t <sub>PZH</sub> Output enable time to high level	R <sub>L</sub> = 180 Ω, See Figure 14	8	20	ns	
t <sub>PZL</sub> Output enable time to low level	R <sub>L</sub> = 250 Ω, See Figure 15	17	40	ns	
t <sub>PHZ</sub> Output disable time from high level	R <sub>L</sub> = 180 Ω, See Figure 14	16	30	ns	
t <sub>PLZ</sub> Output disable time from low level	R <sub>L</sub> = 250 Ω, See Figure 15	20	35	ns	

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

## receiver section

PARAMETER	TEST CONDITIONS <sup>†</sup>	'116, '118			'117, '119			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>TH</sub>	Differential input high-threshold voltage <sup>§</sup>	V <sub>O</sub> = 0.4 V, I <sub>OL</sub> = 15 mA, See Note 3	V <sub>CC</sub> = MIN, See Note 4		0.5		0.5	V
			V <sub>CC</sub> = 5 V, See Note 5		1		1	
V <sub>TL</sub>	Differential input low-threshold voltage <sup>§</sup>	V <sub>O</sub> = 2.4 V, I <sub>OH</sub> = -5 mA, See Note 3	V <sub>CC</sub> = MIN, See Note 4	-0.5 <sup>¶</sup>	-0.5 <sup>¶</sup>			V
			V <sub>CC</sub> = 5 V, See Note 5	-1 <sup>¶</sup>	-1 <sup>¶</sup>			
V <sub>I</sub>	Input voltage range <sup>#</sup>	V <sub>CC</sub> = 5 V, V <sub>ID</sub> = -1 V or 1 V, See Note 3		15 to -15		6 to 0		V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA, See Note 3	V <sub>CC</sub> = MIN, VID = -0.5 V, See Note 4	2.4		2.4		V
			V <sub>CC</sub> = 5 V, VID = -1 V, See Note 5	2.4		2.4		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15 mA, See Note 3	V <sub>CC</sub> = MIN, VID = 0.5 V, See Note 4		0.4		0.4	V
			V <sub>CC</sub> = 5 V, VID = 1 V, See Note 5		0.4		0.4	
I <sub>(rec)</sub>	Receiver input current	V <sub>CC</sub> = MAX, See Note 3	V <sub>I</sub> = 0 V, Other input at 0 V	-0.5	-0.9	-0.5	-1	mA
			V <sub>I</sub> = 0.4 V, Other input at 2.4 V	-0.4	-0.7	-0.4	-0.8	
			V <sub>I</sub> = 2.4 V, Other input at 0.4 V	0.1	0.3	0.1	0.4	
I <sub>I</sub>	Input current at maximum input voltage	Strobe	V <sub>CC</sub> = MIN, VID = -0.5 V, V <sub>strobe</sub> = 4.5 V	'116, '117		5	5	μA
		Enable	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	'118, '119		1	1	
I <sub>IH</sub>	High-level input current	Enable	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	'118, '119		40	40	μA
I <sub>IL</sub>	Low-level input current	Strobe	V <sub>CC</sub> = MAX, VID = 0.5 V, V <sub>strobe</sub> = 0.4 V, See Note 4	'116, '117		-2.4	-2.4	mA
		Enable	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	'118, '119		-1.6	-1.6	
I <sub>(RC)</sub>	Response-time-control current (Pin 9)	V <sub>CC</sub> = MAX, VID = 0.5 V, RC at 0 V, See Note 4	TA = 25°C	-1.2				mA
I <sub>O(off)</sub>	Off-state open-collector output current	V <sub>CC</sub> = MAX, V <sub>O</sub> = 12 V, VID = -1 V	TA = 25°C		1	10		μA
			TA = MAX	SN55 <sup>¶</sup> SN75 <sup>¶</sup>		200 20		
I <sub>OZ</sub>	Off-state (high-impedance state) output current	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 to V <sub>CC</sub> , RE at 0.4 V	TA = 25°C	'118, '119	±10	±10		μA
				SN55118	±150			
			TA = MAX	SN55119		±150		
				SN75118	±20		±20	
R <sub>T</sub>	Line-terminating resistance	V <sub>CC</sub> = 5 V	TA = 25°C	77	167			Ω
I <sub>OS</sub>	Short-circuit output current <sup>¶</sup>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0, VID = -0.5 V, See Note 4	TA = 25°C	-15	-80	-15	-80	mA
I <sub>CC</sub>	Supply current (driver and receiver combined)	V <sub>CC</sub> = MAX, VID = 0.5 V, See Note 4	TA = 25°C	42	60	42	60	mA

<sup>†</sup> Unless otherwise noted V<sub>strobe</sub> = 2.4 V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, TA = 25°C, and V<sub>IC</sub> = 0.

<sup>§</sup> Differential voltages are at the B input terminal with respect to the A input terminal. Neither receiver input of the '117 or '119 should be taken negative with respect to GND.

<sup>#</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only. # Input voltage range is the voltage range that, if exceeded at either input, will cause the receiver to cease functioning properly.

<sup>¶</sup> Not more than one output should be shorted at a time.

NOTES: 3. Measurement of these characteristics on the '117 and '119 requires the driver to be disabled with the driver enable at 0.8 V.

4. This applies with the less positive receiver input grounded.

5. For '116 and '118, this applies with the more positive receiver input at 15 V or the more negative receiver input at -15 V. For '117 and '119, this applies with the more positive receiver input at 6 V.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

switching characteristics,  $V_{CC} = 5$  V,  $C_L = 30$  pF,  $T_A = 25^\circ\text{C}$

## receiver section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 400 \Omega$ , See Figure 16	20	75	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output		17	75	ns	
$t_{PZH}$ Output enable time to high level	$R_L = 480 \Omega$ , See Figure 14	9	20	ns	
$t_{PZL}$ Output enable time to low level	and $R_L = 250 \Omega$ , See Figure 15	16	35	ns	
$t_{PHZ}$ Output disable time from high level	$R_L = 480 \Omega$ , See Figure 14	12	30	ns	
$t_{PLZ}$ Output disable time from low level	only $R_L = 250 \Omega$ , See Figure 15	17	35	ns	

## TYPICAL CHARACTERISTICS

4.

Line Drivers/Receivers




FIGURE 1






FIGURE 2

**SN55116 THRU SN55119, SN75116 THRU SN75119  
DIFFERENTIAL LINE TRANSCEIVERS**


**TYPICAL CHARACTERISTICS**




**FIGURE 3**



**FIGURE 4**



**FIGURE 5**



**FIGURE 6**

† Data for temperatures below 0°C and above 70°C are applicable to SN55116 through SN55119 devices only.

NOTE 6: For t<sub>pZH</sub> and t<sub>PHZ</sub>: R<sub>L</sub> = 180 Ω, see Figure 14. For t<sub>pZL</sub> and t<sub>PLZ</sub>: R<sub>L</sub> = 250 Ω, see Figure 15.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10

† Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  are applicable to SN55116 through SN55119 devices only.  
NOTE 7: For  $t_{PZH}$  and  $t_{PHZ}$ :  $R_L = 480\text{ }\Omega$ , see Figure 14. For  $t_{PZL}$  and  $t_{PLZ}$ :  $R_L = 250\text{ }\Omega$ , see Figure 15.

**SN55116 THRU SN55119, SN75116 THRU SN75119  
DIFFERENTIAL LINE TRANSCEIVERS**

**TYPICAL CHARACTERISTICS**

SUPPLY CURRENT (DRIVER AND RECEIVER)  
vs  
SUPPLY VOLTAGE




FIGURE 11

SUPPLY CURRENT (DRIVER & RECEIVER)  
vs  
FREE-AIR TEMPERATURE†




FIGURE 12

† Data for temperatures below 0°C and above 70°C are applicable to SN55116 through SN55119 devices only.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

## PARAMETER MEASUREMENT INFORMATION




FIGURE 13.  $t_{PLH}$  and  $t_{PHL}$  (DRIVERS ONLY)




FIGURE 14.  $t_{PZH}$  and  $t_{PHZ}$




FIGURE 15.  $t_{PZL}$  and  $t_{PLZ}$




FIGURE 16.  $t_{PLH}$  and  $t_{PHL}$  (RECEIVERS ONLY)

- NOTES:
- A. Input pulses are supplied by generators having the following characteristics  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_w = 100 \text{ ns}$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. When testing the '116 and '118 receiver sections, the response-time control and the termination resistor pins are left open.
  - E. For '116 and '118,  $V_H = 3 \text{ V}$ ,  $V_L = -3 \text{ V}$ , the A input is at 0 V.
  - For '117 and '119,  $V_H = 3 \text{ V}$ ,  $V_L = 0 \text{ V}$ , the A input is at 1.5 V.

# SN55121, SN75121 DUAL LINE DRIVERS

D1334, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Designed for Digital Data Transmission over 50- $\Omega$  to 500- $\Omega$  Coaxial Cable, Strip Line, or Twisted Pair
- High-Speed . . . tpd = 20 ns Max at CL = 15 pF
- TTL Compatible with Single 5-V Supply
- 2.4-V Output at IOH = -75 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use with Triple Line Receivers SN55122, SN75122
- Designed to be Interchangeable with Signetics N8T13

## description


The SN55121 and SN75121 dual line drivers are designed for digital data transmission over lines having impedances from 50 to 500  $\Omega$ . They are also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN55121 and SN75121 will drive terminated lines such as coaxial cable or twisted pairs. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.


The SN55121 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75121 is characterized for operation from 0 °C to 70 °C.

SN55121 . . . J PACKAGE  
SN75121 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55121 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE

INPUTS						OUTPUT
A	B	C	D	E	F	Y
H	H	H	H	X	X	H
X	X	X	X	H	H	H
All other input combinations						L

H = high level

L = low level

X = irrelevant

4

Line Drivers/Receivers

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1984, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN55121, SN75121 DUAL LINE DRIVERS


4

Line Drivers/Receivers

logic symbol<sup>†</sup>




logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for J and N packages.

schematic (each driver)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55121	SN75121	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	6	6	V
Input voltage	6	6	V
Output voltage	6	6	V
Continuous total dissipation at (or below) 25°C free air temperature (see Note 2)	950		mW
D package			
FK or J package	1375		
J package		1025	
N package		1150	
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C

- NOTES: 1. All voltage values are with respect to both ground terminals connected together.  
2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55121 chips are alloy mounted and SN75121 chips are glass mounted. In the N package, use the 9.2 mW/°C curve for these devices.

**recommended operating conditions**

	SN55121			SN75121			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.75	5	5.25	4.75	5	5.25	V
High-level input voltage, $V_{IH}$	2			2			V
Low-level input voltage, $V_{IL}$				0.8			V
High-level output current, $I_{OH}$				-75			mA
Operating free-air temperature, $T_A$	-55	125	0		70		$^{\circ}\text{C}$

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = 5 \text{ V}$ , $I_I = -12 \text{ mA}$		-1.5	V
$V_{(BR)I}$ Input breakdown voltage	$V_{CC} = 5 \text{ V}$ , $I_I = 10 \text{ mA}$	5.5		V
$V_{OH}$ High-level output voltage	$V_{IH} = 2 \text{ V}$ , $I_{OH} = -75 \text{ mA}$ , See Note 3	2.4		V
$I_{OH}$ High-level output current	$V_{CC} = 5 \text{ V}$ , $V_{IH} = 4.5 \text{ V}$ , $V_{OH} = 2 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , See Note 3	-100	-250	mA
$I_{OL}$ Low-level output current	$V_{IL} = 0.8 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$ , See Note 3		-800	$\mu\text{A}$
$I_{O(\text{off})}$ Off-state output current	$V_{CC} = 3 \text{ V}$ , $V_O = 3 \text{ V}$		500	$\mu\text{A}$
$I_{IH}$ High-level input current	$V_I = 4.5 \text{ V}$		40	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_I = 0.4 \text{ V}$	-0.1	-1.6	mA
$I_{OS}$ Short-circuit output current <sup>†</sup>	$V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$		-30	mA
$I_{CCH}$ Supply current, outputs high	$V_{CC} = 5.25 \text{ V}$ , All inputs at 2 V, Outputs open		28	mA
$I_{CCL}$ Supply current, outputs low	$V_{CC} = 5.25 \text{ V}$ , All inputs at 0.8 V, Outputs open		60	mA


<sup>†</sup>Not more than one output should be shorted at a time.

NOTE 3. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 15 \text{ pF}$ ,		11	20	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 1		8	20	
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 1000 \text{ pF}$ ,	22	50		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 1	20	50		

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. SWITCHING TIMES**

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_w = 200 \text{ ns}$ , duty cycle  $\leq 50\%$ .

B.  $C_L$  includes probe and jig capacitance.

# SN55121, SN75121 DUAL LINE DRIVERS

## TYPICAL CHARACTERISTICS




FIGURE 2

## TYPICAL APPLICATION DATA




FIGURE 3. SINGLE-ENDED PARTY LINE CIRCUITS

# SN55122, SN75122 TRIPLE LINE-RECEIVERS

D1334, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Designed for Digital Data Transmission Over Coaxial Cable, Strip Line, or Twisted Pair
- Designed for Operation with  $50\text{-}\Omega$  to  $500\text{-}\Omega$  Transmission Lines
- TTL Compatible
- Single 5-V Supply
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Fanout to 10 Series 54/74 Standard Loads
- Can be Used with Dual Line-Drivers SN55121 and SN75121
- Interchangeable with Signetics N8T14

## description


The SN55122 and SN75122 are triple line-receivers that are designed for digital data transmission over lines having impedances from 50 to 500 ohms. They are also compatible with standard TTL logic and supply voltage levels.

The SN55122 and SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level voltage. The receiver can withstand a level of  $-0.15$  volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low.


The SN55122 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75122 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55122 . . . J PACKAGE  
SN75122 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55122 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection


4

# SN55122, SN75122 TRIPLE LINE-RECEIVERS

**logic symbol†**



**logic diagram**



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

**4**

**Line Drivers/Receivers**

**FUNCTION TABLE**

INPUTS				OUTPUT
A	B‡	R	S	Y
H	H	X	X	L
X	X	L	H	L
L	X	H	X	H
L	X	X	L	H
X	L	H	X	H
X	L	X	L	H

† B input and last two lines of the function table are applicable to receivers 1 and 2 only.


H = high level

L = low level

X = irrelevant

## **SN55122, SN75122 TRIPLE LINE-RECEIVERS**

### **schematic diagram (each receiver)**



**§ B** input is provided on receivers 1 and 2 only.  
Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the FK and J package, SN55122 chips are alloy mounted and in the J package, SN75122 chips are glass mounted. For derating the N package, use the 9.2-mW/°C curve and for the D package, use the 7.6-mW/°C curve.

# SN55122, SN75122 TRIPLE LINE-RECEIVERS

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$	A, B, R, or S	2			V
Low-level input voltage, $V_{IL}$	A, B, R, or S		0.8		V
High-level output current, $I_{OH}$				-500	$\mu A$
Low-level output current, $I_{OL}$				16	mA
Operating free-air temperature, $T_A$	SN55122	-55		125	$^{\circ}C$
	SN75122	0		70	$^{\circ}C$

electrical characteristics over recommended operating free-air temperature,  $V_{CC} = 4.75 \text{ V}$  to  $5.25 \text{ V}$  (unless otherwise noted)

4

Line Drivers/Receivers

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{HYS}^{\ddagger}$	Hysteresis	$V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	0.3	0.6		V
$V_{IK}$	Input clamp voltage	$V_{CC} = 5 \text{ V}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{I(BR)}$	Input breakdown voltage	$V_{CC} = 5 \text{ V}$ , $I_I = 10 \text{ mA}$	5.5			V
$V_{OH}$	High-level output voltage	$V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -500 \mu\text{A}$	2.6			
		$V_{I(A)} = 0$ , $V_{I(B)} = 0$ , $V_{I(S)} = 2 \text{ V}$ ,				
		$V_{I(R)} = 1.45 \text{ V}$ (see Note 3),				
		$I_{OH} = -500 \mu\text{A}$	2.6			V
$V_{OL}$	Low-level output voltage	$V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.4		
		$V_{I(A)} = 0$ , $V_{I(B)} = 0$ , $V_{I(S)} = 2 \text{ V}$ ,				
		$V_{I(R)} = 1.45 \text{ V}$ (see Note 4),			0.4	
		$I_{OL} = 16 \text{ mA}$				V
$I_{IH}$	High-level input current	$V_I = 4.5 \text{ V}$		40		
		$V_I = 3.8 \text{ V}$		170		$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0.4 \text{ V}$ , $V_{IR} = 0.8 \text{ V}$	-0.1	-1.6		mA
$I_{OS}^{\$}$	Short-circuit output current	$V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	-50	-100		mA
$I_{CCH}$	High-level supply current	$V_{CC} = 5.25 \text{ V}$ , All inputs at $0.8 \text{ V}$ , Outputs open		72		mA
$I_{CCL}$	Low-level supply current	$V_{CC} = 5.25 \text{ V}$ , All inputs at $2 \text{ V}$ , Outputs open		100		mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 4.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


NOTES: 3. The receiver input was high immediately before being reduced to  $1.45 \text{ V}$ .

4. The receiver input was low immediately before being increased to  $1.45 \text{ V}$ .

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from R input	See Figure 1	20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from R input	See Figure 1	20	30	ns


**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 200 \text{ ns}$ , duty cycle = 50%.  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. SWITCHING TIMES**


**TYPICAL CHARACTERISTICS**




**FIGURE 2**

**SN55122, SN75122  
TRIPLE LINE-RECEIVERS**

**TYPICAL APPLICATION DATA**



**FIGURE 3. SINGLE-ENDED PARTY LINE CIRCUITS**



The high gain and built-in hysteresis of the SN55122 and SN75122 line receivers enable them to be used as Schmitt triggers in squaring pulses.

**FIGURE 4. PULSE SQUARING**

# SN75123

## DUAL LINE DRIVER

D1322, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Meets IBM System 360 Input/Output Interface Specifications
- Operates from Single 5-V Supply
- TTL Compatible
- 3.11 V Output at  $I_{OH} = -59.3$  mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use with Triple Line Receiver SN75124
- Designed to be Interchangeable with Signetics N8T23


### description

The SN75123 dual line driver is specifically designed to meet the input/output interface specifications for IBM System 360. It is also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN75123 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 1.5 volts. All the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN75123 is characterized for operation from 0°C to 70°C.

D, J, OR N PACKAGE  
(TOP VIEW)



FUNCTION TABLE


INPUTS						OUTPUT
A	B	C	D	E	F	Y
H	H	H	H	X	X	H
X	X	X	X	H	H	H
All other input combinations						L

H = high level

L = low level


X = irrelevant

### logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram, each driver (positive logic)



# SN75123 DUAL LINE DRIVER

## schematic (each driver)



4

Line Drivers/Receivers

Resistor values shown are nominal.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Output voltage . . . . .	7 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75123 chips are glass mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, I <sub>OH</sub>			-100	mA
Operating free-air temperature, T <sub>A</sub>	0	70		°C

**electrical characteristics,  $V_{CC} = 4.75 \text{ V}$  to  $5.25 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = 5 \text{ V}$ ,	$I_I = -12 \text{ mA}$		-1.5	V
$V_{(BR)II}$ Input breakdown voltage	$V_{CC} = 5 \text{ V}$ ,	$I_I = 10 \text{ mA}$	5.5		V
$V_{OH}$ High-level output voltage	$V_{CC} = 5 \text{ V}$ ,	$V_{IH} = 2 \text{ V}$ , $I_{OH} = -59.3 \text{ mA}$ , See Note 3,	$T_A = 25^\circ\text{C}$	3.11	
			$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$	2.9	V
$I_{OH}$ High-level output current	$V_{CC} = 5 \text{ V}$ ,	$V_{IH} = 4.5 \text{ V}$ , $T_A = 25^\circ\text{C}$ , See Note 3		-100	-250
$V_{OL}$ Low-level output voltage	$V_{IL} = 0.8 \text{ V}$ ,	$I_{OL} = -240 \mu\text{A}$ , See Note 3		0.15	V
$I_{O(off)}$ Off-state output current	$V_{CC} = 0$ ,	$V_O = 3 \text{ V}$		40	$\mu\text{A}$
$I_{IH}$ High-level input current	$V_I = 4.5 \text{ V}$			40	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_I = 0.4 \text{ V}$		-0.1	-1.6	$\text{mA}$
$I_{OS}$ Short-circuit output current <sup>†</sup>	$V_{CC} = 5 \text{ V}$ ,	$T_A = 25^\circ\text{C}$		-30	$\text{mA}$
$I_{ICCH}$ Supply current, outputs high	$V_{CC} = 5.25 \text{ V}$ ,	All inputs at 2 V, Outputs open		28	$\text{mA}$
$I_{ICCL}$ Supply current, outputs low	$V_{CC} = 5.25 \text{ V}$ ,	All inputs at 0.8 V, Outputs open		60	$\text{mA}$


<sup>†</sup>Not more than one output should be shorted at a time.

NOTE 3: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.


**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 15 \text{ pF}$ ,	12	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 1	12	20		ns
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 100 \text{ pF}$ ,	20	35		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 1	15	25		ns

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ ;  $t_w = 200 \text{ ns}$ , duty cycle = 50%.  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SN75123 SWITCHING TIMES

# SN75123 DUAL LINE DRIVER

## TYPICAL CHARACTERISTICS




FIGURE 2

## TYPICAL APPLICATION DATA




FIGURE 3. UNBALANCED LINE COMMUNICATION USING '123 AND '124

D1322, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Meets IBM System 360 Input/Output Interface Specifications
- Operates from Single 5-V Supply
- TTL Compatible
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Designed for Use with Dual Line Driver SN75123
- Designed to be Interchangeable with Signetics N8T24

### description

The SN75124 triple line receiver is specifically designed to meet the input/output interface specifications for IBM System 360. It is also compatible with standard TTL logic and supply voltage levels.

The SN75124 has receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low.


The SN75124 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


INPUTS			OUTPUT	
A	B+	R	S	Y
H	H	X	X	L
X	X	L	H	L
L	X	H	X	H
L	X	X	L	H
X	L	H	X	H
X	L	X	L	H

<sup>†</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.

D, J, OR N PACKAGE  
(TOP VIEW)




logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# SN75124 TRIPLE LINE RECEIVER

schematic (each receiver)



... VCC bus

<sup>†</sup>B input is provided on receivers 1 and 2 only.  
Resistor values shown are nominal.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage: R input with V <sub>CC</sub> applied	7 V
R input with V <sub>CC</sub> not applied	6 V
A, B, or S input	5.5 V
Output voltage	7 V
Output current	±100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package	950 mW
J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75124 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$	A, B, or S	2			V
	R	1.7			
Low-level input voltage, $V_{IL}$	A, B, or S		0.8		V
	R		0.7		
High-level output current, $I_{OH}$				-800	$\mu A$
Low-level output current, $I_{OL}$				16	mA
Operating free-air temperature, $T_A$		0	70	$^{\circ}C$	

electrical characteristics,  $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ ,  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{Hys}$	Hysteresis ( $V_{T+} - V_{T-}$ )	R	$V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	0.2	0.4		V
$V_{IK}$	Input clamp voltage	A,B, or S	$V_{CC} = 5 \text{ V}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{(BR)I}$	Input breakdown voltage	A,B, or S	$V_{CC} = 5 \text{ V}$ , $I_I = 10 \text{ mA}$	5.5			V
$V_{OH}$	High-level output voltage		$V_{IH} = V_{IH} \text{ min}$ , $V_{IL} = V_{IL} \text{ max}$ , $I_{OH} = -800 \mu\text{A}$ , See Note 3	2.6			V
$V_{OL}$	Low-level output voltage		$V_{IH} = V_{IH} \text{ min}$ , $V_{IL} = V_{IL} \text{ max}$ , $I_{OL} = 16 \text{ mA}$ , See Note 3		0.4		V
$I_I$	Input current at maximum input voltage	R	$V_I = 7 \text{ V}$ $V_I = 6 \text{ V}$ , $V_{CC} = 0$	5		5	$\text{mA}$
$I_{IH}$	High-level input current	A,B, or S	$V_I = 4.5 \text{ V}$		40		$\mu\text{A}$
$I_{IL}$	Low-level input current	R	$V_I = 3.11 \text{ V}$		170		
$I_{OS}$	Short-circuit output current <sup>‡</sup>	A,B, or S	$V_I = 0.4 \text{ V}$	-0.1	-1.6		$\text{mA}$
$I_{CC}$	Supply current		$V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	-50	-100		$\text{mA}$
			$V_{CC} = 5.25 \text{ V}$	72			$\text{mA}$

<sup>†</sup>Typical value is at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .<sup>‡</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



NOTE 3: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from R input			20	30		
$t_{PHL}$	Propagation delay time, high-to-low-level output from R input		See Figure 1	20	30		ns

# SN75124 TRIPLE LINE RECEIVER

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ , PRR  $\leq 5$  MHz, duty cycle = 50%.  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SN75124 SWITCHING TIMES

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS




FIGURE 2

TYPICAL APPLICATION DATA




FIGURE 3. UNBALANCED LINE COMMUNICATION USING SN75123 AND SN75124

4

Line Drivers/Receivers

# 4

## Line Drivers/Receivers

# SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

D2239, JANUARY 1977—REVISED SEPTEMBER 1986


- Meets IBM 360/370 I/O Specification
- Input Resistance . . . 7 k $\Omega$  to 20 k $\Omega$
- Output Compatible with TTL
- Schottky-Clamped Transistors
- Operates from Single 5-V Supply
- High Speed . . . Low Propagation Delay
- Ratio Specification for Propagation Delay Time, Low-to-High/High-to-Low
- Seven Channels in One 16-Pin Package
- Standard VCC and Ground Positioning on SN75127

## description

The SN75125 and SN75127 are monolithic seven-channel line receivers designed to satisfy the requirements of the IBM System 360/370 input/output interface specifications. Special low-power design and Schottky-clamped transistors allow for low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs.

The SN75125 and SN75127 are characterized for operation from 0°C to 70°C.

## logic symbols†



SN75125 . . . D, J, OR N PACKAGE

(TOP VIEW)


1A	1	16	1Y
2A	2	15	VCC
3A	3	14	3Y
4A	4	13	4Y
5A	5	12	5Y
6A	6	11	6Y
7A	7	10	7Y
GND	8	9	2Y

SN75127 . . . D, J, OR N PACKAGE

(TOP VIEW)

1A	1	16	VCC
2A	2	15	1Y
3A	3	14	2Y
4A	4	13	3Y
5A	5	12	4Y
6A	6	11	5Y
7A	7	10	6Y
GND	8	9	7Y

4




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## **SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS**

### **schematic (each receiver)**

4

## Line Drivers/Receivers



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

- NOTES:** 1. All voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75125 and SN75127 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

SN75125, SN75127  
SEVEN-CHANNEL LINE RECEIVERS

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	5.5	V
High-level input voltage, $V_{IH}$	1.7			V
Low-level input voltage, $V_{IL}$			0.7	V
High-level output current, $I_{OH}$			-0.4	V
Low-level output current, $I_{OL}$			16	mA
Operating free-air temperature, $T_A$	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OH}$ High-level output voltage	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.7 \text{ V}, I_{OH} = -0.4 \text{ mA}$	2.4	3.1		V
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.5 \text{ V}, V_{IH} = 1.7 \text{ V}, I_{OL} = 16 \text{ mA}$		0.4	0.5	V
$I_{IH}$ High-level input current	$V_{CC} = 5.5 \text{ V}, V_I = 3.11 \text{ V}$		0.3	0.42	mA
$I_{IL}$ Low-level input current	$V_{CC} = 5.5 \text{ V}, V_I = 0.15 \text{ V}$			30	μA
$I_{OS}$ Short-circuit output current <sup>‡</sup>	$V_{CC} = 5.5 \text{ V}, V_O = 0$	-18		-60	mA
$r_I$ Input resistance	$V_{CC} = 4.5 \text{ V}, 0 \text{ V}, \text{ or open}, \Delta V_I = 0.15 \text{ V to } 4.15 \text{ V}$		7	20	kΩ
$I_{CC}$ Supply current	$V_{CC} = 5.5 \text{ V}, I_{OH} = -0.4 \text{ mA}, \text{ All inputs at } 0.7 \text{ V}$		15	25	mA
	$V_{CC} = 5.5 \text{ V}, I_{OL} = 16 \text{ mA}, \text{ All inputs at } 4 \text{ V}$		28	47	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .


<sup>‡</sup> Not more than one output should be shorted at a time.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output		7	14	25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output		10	18	30	ns
$t_{PLH}$ Ratio of propagation delay times	$R_L = 400 \Omega, C_L = 50 \text{ pF}, \text{ See Figure 1}$	0.5	0.8	1.3	
$t_{TLH}$ Transition time, low-to-high-level output		1	7	12	ns
$t_{THL}$ Transition time, high-to-low-level output		1	3	12	ns

# SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ , PRR  $\leq 5 \text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N3064 or equivalent.

FIGURE 1

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

**SN75125, SN75127  
SEVEN-CHANNEL LINE RECEIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 6


# SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS

D2305, JANUARY 1977—REVISED SEPTEMBER 1986

- Meets IBM 360/370 I/O Specification
- Input Resistance . . . 7 k $\Omega$  to 20 k $\Omega$
- Output Compatible with TTL
- Schottky-Clamped Transistors
- Operates from a Single 5-Volt Supply
- High Speed . . . Low Propagation Delay
- Ratio Specification . . . tPLH/tTHL
- Common Strobe for Each Group of Four Receivers
- SN75128 . . . Active-High Strobes  
SN75129 . . . Active-Low Strobes

## DW, J, OR N PACKAGE

### (TOP VIEW)





\*S and S̄ for SN75128 and SN75129, respectively

## description

The SN75128 and SN75129 are eight-channel line receivers designed to satisfy the requirements of the input-output interface specification for IBM 360/370. Both devices feature common strobes for each group of four devices. The SN75128 has active-high strobes; the SN75129 has active-low strobes. Special low-power design and Schottky-diode-clamped transistors allow low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs.

The SN75128 and SN75129 are characterized for operation from 0°C to 70°C.





## logic symbols†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS

logic diagrams (positive logic)



schematic (each driver)



# SN75128, SN75129

## EIGHT-CHANNEL LINE RECEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
A input voltage range . . . . .	-0.15 V to 7 V
Strobe input voltage . . . . .	7 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: DW or N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75128 and SN75129 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
High-level input voltage, V <sub>IH</sub>	A	1.7			V
	S	2			
Low-level input voltage, V <sub>IL</sub>	A		0.7		V
	S		0.7		
High-level output current, I <sub>OH</sub>				-0.4	mA
Low-level output current, I <sub>OL</sub>				16	mA
Operating free-air temperature, T <sub>A</sub>		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> High-level output voltage		V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.7 V, I <sub>OH</sub> = -0.4 mA	2.4	3.1		V
V <sub>OL</sub> Low-level output voltage		V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 1.7 V, I <sub>OL</sub> = 16 mA	0.4	0.5		V
V <sub>IK</sub> Input clamp voltage	S	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.5	V
	A	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 3.11 V	0.3	0.42		mA
I <sub>IH</sub> High-level input current	S	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			20	μA
	A	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.15 V	30			μA
I <sub>IL</sub> Low-level input current	S	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V			-0.4	mA
	A	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.15 V	30			μA
I <sub>OS</sub> Short-circuit output current‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0	-18	-60		mA
r <sub>i</sub> Input resistance		V <sub>CC</sub> = 4.5 V, 0 V, or open; ΔV <sub>I</sub> = 0.15 V to 4.15 V	7	20		kΩ
	SN75128	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 0.7 V	19	31		mA
I <sub>CC</sub> Supply current	SN75129	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 0.7 V	19	31		
	SN75128	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 4 V	32	53		
	SN75129	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 4 V	32	53		

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time.

# SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM	TEST CONDITIONS	SN75128			SN75129			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	$R_L = 400 \Omega$ , $C_L = 50 \text{ pF}$ , See Figure 1	7	14	25	7	14	25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			10	18	30	10	18	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output			26	40		20	35		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			22	35		16	30		ns
$t_{PLH}$ Ratio of propagation delay times			0.5	0.8	1.3	0.5	0.8	1.3	
$t_{TLH}$ Transition time, low-to-high-level output			1	7	12	1	7	12	ns
$t_{THL}$ Transition time, high-to-low-level output			1	3	12	1	3	12	ns


## PARAMETER MEASUREMENT INFORMATION

4

Line Drivers/Receivers



LOAD CIRCUIT



- NOTES:
- A. Input pulses are supplied by a generator having the following characteristics:  $Z_0 = 50 \Omega$ , PRR  $\leq 5 \text{ MHz}$ .
  - B. Includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. The strobe inputs of SN75129 are in-phase with the output.
  - E.  $V_{ref1} = 0.7 \text{ V}$  and  $V_{ref2} = 1.7 \text{ V}$  for testing data (A) inputs,  $V_{ref1} = V_{ref2} = 1.3 \text{ V}$  for strobe inputs.

FIGURE 1

**SN75128, SN75129  
EIGHT-CHANNEL LINE RECEIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 2

**VOLTAGE TRANSFER CHARACTERISTICS  
FROM A INPUTS**




FIGURE 3




FIGURE 4

**LOW-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT**




FIGURE 5

## 4

### Line Drivers/Receivers

# SN75136

## QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2291, JANUARY 1977—REVISED SEPTEMBER 1986

- P-N-P Inputs for Minimal Input Loading (200  $\mu$ A Maximum)
- High-Speed Schottky Circuitry
- 3-State Outputs for Driver and Receiver
- Party-Line (Data-Bus) Operation
- Single 5-V Supply
- Driver has 40-mA Current Sink Capability
- Designed to be Functionally Interchangeable with Signetics N8T26, also Called 8T26

### description

The SN75136 is a quadruple transceiver utilizing Schottky-diode-clamped transistors. Both the driver and receiver have three-state outputs. With p-n-p inputs, the input loading is reduced to a maximum input current of 200 microamperes.

The SN75136 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE (DRIVER)**

INPUT	OUTPUT	
D	DE	B
L	H	H
H	H	L
X	L	Z

**FUNCTION TABLE (RECEIVER)**

INPUT	OUTPUT	
B	RE	R
L	L	H
H	L	L
X	H	Z

H = high level


L = low level

X = irrelevant


Z = high impedance

### D, J, OR N PACKAGE

#### (TOP VIEW)




#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


#### logic diagram (positive logic)



# SN75136

## QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### schematics of inputs and outputs



4

### Line Drivers/Receivers

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 9.2-mW/°C curve for these devices. In the J package, SN75136 chips are glass mounted, and use the 8.25 mW/°C curve.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$	B, D, DE, $\bar{RE}$	2			V
Low-level input voltage, $V_{IL}$	B, D, DE, $\bar{RE}$			0.85	V
High-level output current, $I_{OH}$	Driver, B			-10	mA
	Receiver, R			-2	
Low-level output current, $I_{OL}$	Driver, B			40	mA
	Receiver, R			16	
Operating free-air temperature, $T_A$		0	70		°C

SN75136  
QUADRUPLE BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature and supply voltage range  
(unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	B,D,DE, $\overline{RE}$	I <sub>I</sub> = -5 mA				-1	V
V <sub>OH</sub>	High-level output voltage	B	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.85 V, I <sub>OH</sub> = -10 mA		2.6	3.1		V
		R	V <sub>IL</sub> = 0.85 V, I <sub>OH</sub> = -2 mA		2.6	3.1		
V <sub>OL</sub>	Low-level output voltage	B	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 40 mA			0.5		V
		R	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.85 V, I <sub>OL</sub> = 16 mA			0.5		
I <sub>OZ</sub>	Off-state (high-impedance state) output current	B,R	DE at 0.85 V, $\overline{RE}$ at 2 V, V <sub>O</sub> = 2.6 V			100		$\mu$ A
		R	$\overline{RE}$ at 2 V, V <sub>O</sub> = 0.5 V			-100		
I <sub>IH</sub>	High-level input current	D,DE, $\overline{RE}$	V <sub>I</sub> = 5.25 V			25		$\mu$ A
I <sub>IL</sub>	Low-level input current	B,D,DE, $\overline{RE}$	V <sub>I</sub> = 0.4 V			-200		$\mu$ A
I <sub>OS</sub>	Short-circuit output current <sup>‡</sup>	B	V <sub>CC</sub> = 5.25 V		-50	-150		mA
		R			-30	-75		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 5.25 V, No load			87		mA

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	B	R	C <sub>L</sub> = 30 pF, See Figure 1		8	18	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output					7	14	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	D	B	C <sub>L</sub> = 300 pF, See Figure 2		11	20	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output					16	24	
t <sub>P LZ</sub> Output disable time from low level	$\overline{RE}$	R	C <sub>L</sub> = 30 pF, See Figure 3		16	24	ns
t <sub>PZL</sub> Output enable time to low level					15	30	
t <sub>P LZ</sub> Output disable time from low level	DE	B	C <sub>L</sub> = 300 pF, See Figure 4		9	24	ns
t <sub>PZL</sub> Output enable time to low level					31	38	

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V.


<sup>‡</sup>Only one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

**SN75136**  
**QUADRUPLE BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**


**PARAMETER MEASUREMENT INFORMATION**



**4**



**FIGURE 1. PROPAGATION DELAY TIMES FROM BUS TO RECEIVER OUTPUT**



**FIGURE 2. PROPAGATION DELAY TIMES FROM DRIVER INPUT TO BUS**


- NOTES:
- A. The pulse generator in Figures 1 and 2 has the following characteristics: PRR  $\leq$  10 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .
  - B. All inputs and outputs not shown are open.
  - C.  $C_L$  includes probe and jig capacitance.
  - D. All diodes are 1N916 or 1N3064.

SN75136  
QUADRUPLE BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS

4

Line Drivers/Receivers

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT





FIGURE 3. RECEIVER ENABLE AND DISABLE TIMES



TEST CIRCUIT




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

- NOTES: A. The pulse generator in Figures 3 and 4 has the following characteristics: PRR  $\leq$  5 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .  
 B. All inputs and outputs not shown are open.  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N916 or 1N3064.

## 4

### Line Drivers/Receivers

# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

D1663, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Single 5-V Supply
- High-Input-Impedance, High-Threshold Receivers
- Common Driver Strobe
- TTL-Compatible Driver and Strobe Inputs with Clamp Diodes
- High-Speed Operation
- 100-mA Open-Collector Driver Outputs
- Four Independent Channels
- TTL-Compatible Receiver Output


### description.

The SN55138 and SN75138 quad bus transceivers are designed for two-way data communication over single-ended transmission lines. Each of the four identical channels consists of a driver with TTL inputs and a receiver with a TTL output. The driver output is of the open-collector type, and is designed to handle loads of up to 100 milliamperes (50 ohms to 5 volts). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver-output current and the high receiver-input impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus.


The receiver design also features a threshold of 2.3 volts (typical), providing a wider noise margin than would be possible with a receiver having the usual TTL threshold. A strobe turns off all drivers (high impedance) but does not affect receiver operation. These circuits are designed for operation from a single five-volt supply and include a provision to minimize loading of the data bus when the power-supply voltage is zero.

The SN55138 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75138 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55138 . . . J PACKAGE  
SN75138 . . . D, J, OR N PACKAGE  
(TOP VIEW)



SN55138 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(TRANSMITTING)


INPUTS		OUTPUTS	
S	D	B	R
L	H	L	H
L	L	H	L

FUNCTION TABLE  
(RECEIVING)

INPUTS		OUTPUT	
S	B	D	R
H	H	X	L
H	L	X	H

H = high level, L = low level, X = irrelevant

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

## logic diagram (positive logic)




4

Line Drivers/Receivers

Pin numbers shown are for D, J, and N packages.

## schematics of inputs and outputs



**SN55138, SN75138**  
**QUADRUPLE BUS TRANSCEIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

		<b>SN55138</b>	<b>SN75138</b>	<b>UNIT</b>
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Driver off-state output voltage		7	7	V
Low-level output current into the driver output		150	150	mA
	D package		950	
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	FK or J package	1375		mW
	J package		1025	
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package		300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package			260	°C
Case temperature for 60 seconds: FK package		260		°C

NOTES: 1. All voltage values are with respect to both ground terminals connected together.

2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN55138 chips are alloy mounted and SN75138 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

**recommended operating conditions**

		<b>SN55138</b>			<b>SN75138</b>			<b>UNIT</b>
		<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	Driver or strobe	2			2			V
	Receiver	3.2			2.9			
Low-level input voltage, V <sub>IL</sub>	Driver or strobe		0.8			0.8		V
	Receiver		1.5			1.8		
High-level output current, I <sub>OH</sub>	Receiver output		-400			-400		μA
Low-level output current, I <sub>OL</sub>	Driver output		100			100		mA
	Receiver output		16			16		
Operating free-air temperature, T <sub>A</sub>		-55	125		0	70		°C

# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN55138			SN75138			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	Input clamp voltage	Driver or strobe	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5		-1.5	V
$V_{OH}$	High-level output voltage	Receiver	$V_{CC} = \text{MIN}$ , $V_{IH(S)} = 2 \text{ V}$ , $V_{IL(R)} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.5		2.4	3.5	V
$V_{OL}$	Low-level output voltage	Driver	$V_{CC} \text{ MIN}$ , $V_{IH(D)} = 2 \text{ V}$ , $V_{IL(S)} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$			0.45		0.45	V
		Receiver	$V_{CC} = \text{MIN}$ , $V_{IH(R)} = V_{IH \text{ min}}$ , $V_{IH(S)} = 2 \text{ V}$ , $I_{OL} = 16 \text{ mA}$			0.4		0.4	
$I_I$	Input current at maximum input voltage	Driver or strobe	$V_{CC} = \text{MAX}$ , $V_I = V_{CC}$			1		1	mA
$I_{IH}$	High-level input current	Driver or strobe	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40		40	$\mu\text{A}$
		Receiver	$V_{CC} = 5 \text{ V}$ , $V_{I(R)} = 4.5 \text{ V}$ , $V_{I(S)} = 2 \text{ V}$			25	300	25	
$I_{IL}$	Low-level input current	Driver or strobe	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1	-1.6	-1	mA
		Receiver	$V_{CC} = \text{MAX}$ , $V_{I(R)} = 0.45 \text{ V}$ , $V_{I(S)} = 2 \text{ V}$			-50		-50	$\mu\text{A}$
$I_{OS}$	Input current with power off	Receiver	$V_{CC} = 0$ , $V_I = 4.5 \text{ V}$			1.1	1.5	1.1	mA
$I_{OS}$	Short-circuit output current <sup>§</sup>	Receiver	$V_{CC} = \text{MAX}$ ,			-20	-55	-18	mA
$I_{CC}$	Supply current	All driver outputs low	$V_{CC} = \text{MAX}$ , $V_{I(D)} = 2 \text{ V}$ , $V_{I(S)} = 0.8 \text{ V}$			50	65	50	mA
		All driver outputs high	$V_{CC} = \text{MAX}$ , $V_{I(R)} = 3.5 \text{ V}$ , $V_{I(S)} = 2 \text{ V}$ , Receiver outputs open			42	55	42	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Parenthetical letters D, R, and S used with  $V_I$  refer to the driver input, receiver input, and strobe input, respectively.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.


## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Driver	Driver	$C_L = 50 \text{ pF}$ , $R_L = 50 \Omega$ , See Figure 1	15	24		ns
$t_{PHL}$				14	24		
$t_{PLH}$				18	28		
$t_{PHL}$				22	32		
$t_{PLH}$	Receiver	Receiver	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 2	7	15		ns
$t_{PHL}$				8	15		

<sup>†</sup> $t_{PLH}$  = propagation delay time, low-to-high-level output


$t_{PHL}$  = propagation delay time, high-to-low-level output

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. PROPAGATION DELAY TIMES  
FROM DATA AND STROBE INPUTS**


- NOTES:
- Input pulses are supplied by generators having the following characteristics:  $t_w = 100$  ns,  $PRR \leq 1$  MHz,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $Z_{out} \approx 50 \Omega$ .
  - $C_L$  includes probe and jig capacitance.
  - All diodes are 1N916 or 1N3064.
  - When testing driver input (solid line) strobe must be low; when testing strobe input (dashed line) driver input must be high.



**FIGURE 2. PROPAGATION DELAY TIMES  
FROM RECEIVER INPUT**

# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

## TYPICAL CHARACTERISTICS†



4

FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

†Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  is applicable to SN55138 circuits only.

# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 12




FIGURE 13




FIGURE 14




FIGURE 15




FIGURE 16




FIGURE 17




FIGURE 18




FIGURE 19




FIGURE 20

<sup>†</sup>Data for temperatures below  $0^\circ C$  and above  $70^\circ C$  is applicable to SN55138 circuits only.

## SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

### TYPICAL APPLICATION DATA




FIGURE 21. POINT-TO-POINT COMMUNICATION OVER 50 FEET OF TWISTED PAIR AT 5 MHz





FIGURE 22. PARTY-LINE COMMUNICATION ON 500 FEET OF TWISTED PAIR AT 1 MHz

**SN55138, SN75138**  
**QUADRUPLE BUS TRANSCEIVERS**

**TYPICAL APPLICATION DATA**



**FIGURE 23. POINT-TO-POINT COMMUNICATION OVER 1000 FEET OF COAX AT 1 MHz**

**4**

**Line Drivers/Receivers**

# 4

## Line Drivers/Receivers

# SN75140, SN75141 DUAL LINE RECEIVERS

D2155, JANUARY 1977—REVISED OCTOBER 1986

- Single 5-V Supply
- $\pm 100$  mV Sensitivity
- For Application As:
  - Single-Ended Line Receiver
  - Gated Oscillator
  - Level Comparator
- Adjustable Reference Voltage
- TTL Outputs
- TTL-Compatible Strobe
- Designed for Party-Line (Data-Bus) Applications
- Common Reference Pin
- Common Strobe
- '141 Has Diode-Protected Input Stage for Power-Off Condition

## description


Each of these devices consists of a dual single-ended line receiver with TTL-compatible strobes and outputs. The reference voltage (switching threshold) is applied externally and can be adjusted from 1.5 volts to 3.5 volts, making it possible to optimize noise immunity for a given system design. Due to their low input current (less than 100 microamperes), they are ideally suited for party-line (bus-organized) systems.

The '140 has a common reference voltage pin and a common strobe. The '141 is the same as the '140 except that the input stage is diode protected.


The SN75140 and SN75141 are characterized for operation from 0°C to 70°C.

D, JG, OR P PACKAGE

(TOP VIEW)




logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



FUNCTION TABLE:  
(EACH RECEIVER)

LINE INPUT	STROBE	OUTPUT
$\leq V_{ref} - 100$ mV	L	H
$\geq V_{ref} + 100$ mV	X	L
X	H	L

H = high level, L = low level, X = irrelevant

4


Line Drivers/Receivers

# SN75140, SN75141 DUAL LINE RECEIVERS

4

Line Drivers/Receivers

## schematic (each receiver)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	V
Reference input voltage, $V_{ref}$	5.5	V
Line input voltage with respect to ground	-2 to 5.5	V
Line input voltage with respect to $V_{ref}$	±5	V
Strobe input voltage	5.5	V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	725 825 1000	mW
Operating free-air temperature range	0 to 70	°C
Storage temperature range	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or P package	260	°C

- NOTES: 1. Unless otherwise specified, voltage values are with respect to network terminal.  
 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, these chips are glass mounted. For SN75140 and SN75141 devices in the P package, use the 8.0-mW/°C curve.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	5.5	V
Reference input voltage, $V_{ref}$	1.5	3.5		V
High-level line input voltage, $V_{IH(L)}$	$V_{ref} + 0.1$	$V_{CC} - 1$		V
Low-level line input voltage, $V_{IL(L)}$	0	$V_{ref} - 0.1$		V
High-level strobe input voltage, $V_{IH(S)}$	2	5.5		V
Low-level strobe input voltage, $V_{IL(S)}$	0	0.8		V

**SN75140, SN75141  
DUAL LINE RECEIVERS**

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{ref} = 1.5 \text{ V}$  to  $3.5 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK(S)}$	Strobe input clamp voltage	$I_{I(S)} = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{IL(L)} = V_{ref} - 100 \text{ mV}$ , $V_{IL(S)} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4			V
$V_{OL}$	Low-level output voltage	$V_{IH(L)} = V_{ref} + 100 \text{ mV}$ , $V_{IL(S)} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.4		V
		$V_{IL(L)} = V_{ref} - 100 \text{ mV}$ , $V_{IH(S)} = 2 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.4		
$I_{I(S)}$	Strobe input current at maximum input voltage	$V_{I(S)} = 5.5 \text{ V}$		1		mA
	Com strb			2		
$I_{IH}$	Strobe	$V_{I(S)} = 2.4 \text{ V}$		40		$\mu\text{A}$
	Com strb			80		
	Line input	$V_{I(L)} = 3.5 \text{ V}$ , $V_{ref} = 1.5 \text{ V}$	35	100		
	Reference	$V_{I(L)} = 0 \text{ V}$ , $V_{ref} = 3.5 \text{ V}$	35	100		
	Com ref			70	200	
$I_{IL}$	Strobe	$V_{I(S)} = 0.4 \text{ V}$		-1.6		$\mu\text{A}$
	Com strb			-3.2		
	Line input	$V_{I(L)} = 0 \text{ V}$ , $V_{ref} = 1.5 \text{ V}$		-10		
	Reference	$V_{I(L)} = 1.5 \text{ V}$ , $V_{ref} = 0 \text{ V}$		-10		
	Com ref			-20		
$I_{OS}$	Short-circuit output current <sup>‡</sup>	$V_{CC} = 5.5 \text{ V}$	-18	-55		mA
$I_{CCH}$	Supply current, output high	$V_{I(S)} = 0 \text{ V}$ , $V_{I(L)} = V_{ref} - 100 \text{ mV}$	18	30		mA
$I_{CCL}$	Supply current, output low	$V_{I(S)} = 0 \text{ V}$ , $V_{I(L)} = V_{ref} + 100 \text{ mV}$	20	35		mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


<sup>‡</sup> Only one output should be shorted at a time.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $V_{ref} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(L)}$	Propagation delay time, low-to-high-level output from line input		22	35	ns
$t_{PHL(L)}$			22	30	
$t_{PLH(S)}$	Propagation delay time, low-to-high-level output from strobe input	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1	12	22	ns
$t_{PHL(S)}$			8	15	

# SN75140, SN75141 DUAL LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



**NOTES:** A. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{out} = 50 \Omega$ .  
 B. Unused strobes are to be grounded.  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N3064.

FIGURE 1

## TYPICAL CHARACTERISTICS






FIGURE 2

**TYPICAL APPLICATION DATA**

**line receiver**




**high fan-out from standard TTL gate**



†Although most Series 54/74 circuits have a guaranteed 2.4-V output at 400  $\mu$ A, they are typically capable of maintaining a 2.4-V output level under a load of 7.5 mA.

**dual bus transceiver**




Using this arrangement, as many as 100 transceivers can be connected to a single data bus. The adjustable reference voltage feature allows the noise margin to be optimized for a given system. The complete dual bus transceiver (SN75453B driver and SN75140 receiver) can be assembled in approximately the same space required by a single 16-pin package and only one power supply is required (+ 5 V). Data In and Data Out terminals are TTL compatible.

# SN75140, SN75141 DUAL LINE RECEIVERS

## TYPICAL APPLICATION DATA



schmitt trigger



4

Line Drivers/Receivers


### EXAMPLES OF TRANSFER CHARACTERISTICS



Slowly changing input levels from data lines, optical detectors, and other types of transducers may be converted to standard TTL signals with this Schmitt trigger circuit. R<sub>1</sub>, R<sub>F</sub>, and R<sub>T</sub> may be adjusted for the desired hysteresis and trigger levels.


TYPICAL APPLICATION DATA

gated oscillator



4

Line Drivers/Receivers



# 4

## Line Drivers/Receivers

# SN75146 DUAL DIFFERENTIAL LINE RECEIVER

D2609, FEBRUARY 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets EIA Standards RS-232 and CCITT V.28 with External Components
- Meets Federal Standards 1020 and 1030
- Built-in 5-MHz Low-Pass Filter
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- 8-Pin Dual-In-Line Package
- Pinout Compatible with the  $\mu$ A9637 and  $\mu$ A9639

## description


The SN75146 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A. The receiver is designed to have a constant impedance with input voltages of  $\pm 3$  volts to  $\pm 25$  volts allowing it to meet the requirements of EIA standard RS-232-C and CCITT recommendation V.28 with the addition of an external bias resistor. This receiver is designed for low-speed operation below 355 kilohertz, and has a built-in 5-megahertz low-pass filter to attenuate high-frequency noise. The inputs are compatible with either a single-ended or a differential line system and the outputs are TTL compatible. This device operates from a single 5-volt power supply and is supplied in both the 8-pin dual-in-line and small outline packages.

The SN75146 is characterized for operation from 0°C to 70°C.

D, JG, OR P PACKAGE  
(TOP VIEW)




logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram




# SN75146

## DUAL DIFFERENTIAL LINE RECEIVER

4

Line Drivers/Receivers

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) .....	-0.5 V to 7 V
Input voltage .....	±25 V
Differential input voltage (see Note 2) .....	±25 V
Output voltage (see Note 1) .....	-0.5 V to 5.5 V
Low-level output current .....	50 mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):	
D package .....	725 mW
JG package .....	825 mW
P package .....	1000 mW
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package .....	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and P package .....	260°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8 mW/°C.  
 The SN75146 chips are glass mounted in the JG package.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>		±7		V
Operating free-air temperature, T <sub>A</sub>	0	25	70	°C

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>T</sub> Threshold voltage ( $V_{T+}$ and $V_{T-}$ )	See Note 4	-0.2 <sup>‡</sup>	0.2		V	
V <sub>hys</sub> Hysteresis ( $V_{T+} - V_{T-}$ )		-0.4 <sup>‡</sup>	0.4		mV	
V <sub>I0B</sub> Input bias voltage	I <sub>I</sub> = 0		2	2.4	V	
V <sub>OH</sub> High-level output voltage	$V_{ID} = 0.2$ V, I <sub>O</sub> = -1 mA	2.5	3.5		V	
V <sub>OL</sub> Low-level output voltage	$V_{ID} = -0.2$ V, I <sub>O</sub> = 20 mA	0.35	0.5		V	
r <sub>i</sub> Input resistance	See Note 5, $V_I = 3$ V to 25 V or $V_I = -3$ V to -25 V	6	7.8	9.5	kΩ	
I <sub>I</sub> Input current	$V_{CC} = 0$ to 5.5 V, See Note 6	V <sub>I</sub> = 10 V V <sub>I</sub> = -10 V	1.1	3.25	mA	
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	$V_O = 0$ ,	V <sub>ID</sub> = 0.2 V	-40	-75	-100	mA
I <sub>CC</sub> Supply current	$V_{ID} = -0.5$ V,	No load	35	50	mA	

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 4. The expanded threshold parameter is tested with a 500-Ω resistor in series with each input.


5. r<sub>i</sub> is defined by  $\Delta V/I_A$ .

6. The input not under test is grounded.


### switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	$C_L = 30$ pF, See Figure 1	100	150	300	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		100	150	300	ns

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORM

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 300$  kHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

# SN75146

## DUAL DIFFERENTIAL LINE RECEIVER

### TYPICAL CHARACTERISTICS




FIGURE 2





FIGURE 3

### TYPICAL APPLICATION DATA



NOTE A: In order to meet the input-impedance and open-circuit-input voltage requirements of RS-232-C and CCITT V.28 and guarantee open-circuit-input failsafe operation, R and V are selected to satisfy the following equations:


$$V = -1.1 - 3.3 \frac{R}{r_i} \text{ volts}$$

$$3 \text{ k}\Omega \leq \frac{R(r_i)}{R + r_i} \leq 7 \text{ k}\Omega$$

FIGURE 4. RS-232-C SYSTEM APPLICATIONS

**SN75146**  
**DUAL DIFFERENTIAL LINE RECEIVER**

**TYPICAL APPLICATION DATA**



**FIGURE 5. RS-422-A SYSTEM APPLICATIONS**

**4**

**Line Drivers/Receivers**

# 4

## Line Drivers/Receivers

# SN55150, SN75150 DUAL LINE DRIVERS

D951, JANUARY 1971—REVISED SEPTEMBER 1986


- Satisfies Requirements of EIA Standard RS-232-C
- Withstands Sustained Output Short-Circuit to any Low-Impedance Voltage Between -25 V and 25 V
- 2  $\mu$ s Max Transition Time Through the +3 V to -3 V Transition Region Under Full 2500-pF Load
- Inputs Compatible with Most TTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate can be Controlled with an External Capacitor at the Output
- Standard Supply Voltages . . .  $\pm 12$  V

## description


The SN55150 and SN75150 are monolithic dual line drivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL families. Operation is from +12-volt and -12-volt power supplies.

The SN55150 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75150 is characterized for operation from 0°C to 70°C.

SN55150 . . . JG PACKAGE  
SN75150 . . . D, JG, OR P PACKAGE  
(TOP VIEW)




SN55150 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection


## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, JG, and P packages.

## logic diagram (positive logic)



# SN55150, SN75150 DUAL LINE DRIVERS

schematic (each line driver)



4

Line Drivers/Receivers

# SN55150, SN75150 DUAL LINE DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

		SN55150	SN75150	UNIT
Supply voltage V <sub>CC</sub> + (see Note 1)		15	15	V
Supply voltage V <sub>CC</sub> -		-15	-15	V
Input voltage		15	15	V
Applied output voltage		±25	±25	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	D package	725		mW
	FK package	1375		
	JG package	1050	825	
	P package	1000		
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package		300		°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package			260	°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, SN55150 chips are alloy mounted and SN75150 chips are glass mounted. In the P package use the 8.0-mW/°C curve for these devices.

## recommended operating conditions

	SN55150			SN75150			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub> +	10.8	12	13.2	10.8	12	13.2	V
Supply voltage, V <sub>CC</sub> -	-10.8	-12	-13.2	-10.8	-12	-13.2	V
High-level input voltage, V <sub>IH</sub>	2	5.5	2	5.5			V
Low-level input voltage, V <sub>IL</sub>	0	0.8	0	0	0.8		V
Applied output voltage, V <sub>O</sub>			±15			±15	V
Operating free-air temperature, T <sub>A</sub>	-55	125	0	0	70		°C

# SN55150, SN75150 DUAL LINE DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

4

Line Drivers/Receivers

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	V <sub>CC+</sub> = 10.8 V, V <sub>I</sub> = 0.8 V,	V <sub>CC-</sub> = -13.2 V, R <sub>L</sub> = 3 kΩ to 7 kΩ	5	8		V
V <sub>OL</sub>	Low-level output voltage (see Note 3)	V <sub>CC+</sub> = 10.8 V, V <sub>I</sub> = 2 V,	V <sub>CC-</sub> = -10.8 V, R <sub>L</sub> = 3 kΩ to 7 kΩ		-8	-5	V
I <sub>IH</sub>	High-level input current	V <sub>CC+</sub> = 13.2 V, V <sub>CC-</sub> = -13.2 V, V <sub>I</sub> = 2.4 V	Data input	1	10		μA
			Strobe input	2	20		
I <sub>IL</sub>	Low-level input current	V <sub>CC+</sub> = 13.2 V, V <sub>CC-</sub> = -13.2 V, V <sub>I</sub> = 0.4 V	Data input	-1	-1.6		mA
			Strobe input	-2	-3.2		
I <sub>OS</sub>	Short-circuit output current <sup>‡</sup>	V <sub>CC+</sub> = 13.2 V, V <sub>CC-</sub> = -13.2 V	V <sub>O</sub> = 25 V	2	8		mA
			V <sub>O</sub> = -25 V	-3	-8		
			V <sub>O</sub> = 0, V <sub>I</sub> = 3 V	10	15	30	
			V <sub>O</sub> = 0, V <sub>I</sub> = 0	-10	-15	-30	
I <sub>CCH+</sub>	Supply current from V <sub>CC+</sub> , high-level output	V <sub>CC+</sub> = 13.2 V, V <sub>I</sub> = 0,	V <sub>CC-</sub> = -13.2 V, R <sub>L</sub> = 3 kΩ,	10	22		mA
			T <sub>A</sub> = 25°C		-1	-10	
I <sub>CCL+</sub>	Supply current from V <sub>CC+</sub> , low-level output	V <sub>CC+</sub> = 13.2 V, V <sub>I</sub> = 3 V,	V <sub>CC-</sub> = -13.2 V, R <sub>L</sub> = 3 kΩ,	8	17		mA
			T <sub>A</sub> = 25°C		-9	-20	
I <sub>CCH-</sub>	Supply current from V <sub>CC-</sub> , high-level output						

<sup>†</sup> All typical values are at V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -12 V, T<sub>A</sub> = 25°C.



<sup>‡</sup> Not more than one output should be shorted at a time.

NOTE 3: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more negative voltage.

switching characteristics, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -12 V, T<sub>A</sub> = 25°C (see Figure 1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>TLH</sub>	Transition time, low-to-high-level output	C <sub>L</sub> = 2500 pF, R <sub>L</sub> = 3 kΩ to 7 kΩ		0.2	1.4	2	μs
t <sub>THL</sub>	Transition time, high-to-low-level output			0.2	1.5	2	μs
t <sub>T LH</sub>	Transition time, low-to-high-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 7 kΩ		40			ns
t <sub>THL</sub>	Transition time, high-to-low-level output			20			ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 7 kΩ		60			ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			45			ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

# SN55150, SN75150 DUAL LINE DRIVERS

4

Line Drivers/Receivers




FIGURE 2

**TYPICAL APPLICATION DATA**




FIGURE 3. DUAL-CHANNEL SINGLE-ENDED  
INTERFACE CIRCUIT MEETING MIL-STD-188C,  
PARAGRAPH 7.2.

# SN75151, SN75153

## QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

D2453, DECEMBER 1978—REVISED OCTOBER 1986

- Meets EIA Standard RS-422-A
- High-Impedance Output State for Party-Line Operation
- High Output Impedance in Power-Off Condition
- Low Input Current to Minimize Loading
- Single 5-V Supply
- 40-mA Sink- and Source-Current Capability
- High-Speed Schottky Circuitry
- Low Power Requirements

### description

These line drivers are designed to provide differential signals with high current capability on balanced lines. These circuits provide strobe and enable inputs to control all four drivers, and the SN75151 provides an additional enable input for each driver. The output circuits have active pull-up and pull-down and are capable of sinking or sourcing 40 milliamperes.

The SN75151 and SN75153 meet all requirements of EIA Standard RS-422-A and Federal Standard 1020. They are characterized for operation from 0°C to 70°C.

**SN75151**  
DW, J, OR N PACKAGE  
(TOP VIEW)

1A	1	20	V <sub>CC</sub>
1Y	2	19	4A
1Z	3	18	4Y
1C	4	17	4Z
CC	5	16	4C
2C	6	15	S
2Z	7	14	3C
2Y	8	13	3Z
2A	9	12	3Y
GND	10	11	3A

**SN75153**  
J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)

1A	1	16	V <sub>CC</sub>
1Y	2	15	4A
1Z	3	14	4Y
CC	4	13	4Z
2Z	5	12	S
2Y	6	11	3Z
2A	7	10	3Y
GND	8	9	3A

### FUNCTION TABLES

**SN75151**



INPUTS				OUTPUTS	
ENABLE CC	ENABLE C	STROBE S	DATA A	Y	Z
L	X	X	X	Z	Z
X	L	X	X	Z	Z
H	H	L	X	L	H
H	H	X	L	L	H
H	H	H	H	H	L

**SN75153**

INPUTS				OUTPUTS	
ENABLE CC	STROBE S	DATA A		Y	Z
L	X	X		Z	Z
H	L	X		L	H
H	X	L		L	H
H	H	H		H	L

# SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbols<sup>†</sup>





<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


4

logic diagrams (positive logic)

Line Drivers/Receivers



## schematic



All resistor values shown are nominal.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: DW or N package . . . . .	260°C

NOTES: 1. All voltage values, except differential output voltage V<sub>OD</sub>, are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 9 mW/°C, the J package at the rate of 8.2 mW/°C, and the N package at the rate of 9.2 mW/°C. In the J package, the chips are glass mounted.

# SN75151, SN75153

## QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
Common-mode output voltage, $V_{OC}$	-0.25		6	V
High-level output current, $I_{OH}$			-40	mA
Low-level output current, $I_{OL}$			40	mA
Operating free-air temperature, $T_A$	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

4

Line Drivers/Receivers

PARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	$CC, S$				
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	All others	-0.9	-1.5		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$	$I_{OH} = -20 \text{ mA}$	2.5			V
		$I_{OH} = -40 \text{ mA}$	2.4			
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$	$V_{IL} = \text{MAX}$ , $I_{OL} = 40 \text{ mA}$		0.5		V
$ V_{OD1} $ Differential output voltage	$V_{CC} = \text{MAX}$ ,	$I_O = 0$		3.4	$2V_{OD2}$	V
$ V_{OD2} $ Differential output voltage	$V_{CC} = \text{MIN}$		2	2.8		V
$\Delta V_{OD} $ Change in magnitude of differential output voltage <sup>§</sup>	$V_{CC} = \text{MIN}$			$\pm 0.01$	$\pm 0.4$	V
$V_{OC}$ Common-mode output voltage <sup>¶</sup>	$V_{CC} = \text{MAX}$	RL = 100 $\Omega$ , See Figure 1	1.8	3		V
	$V_{CC} = \text{MIN}$		1.6	3		
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage <sup>§</sup>	$V_{CC} = \text{MIN or MAX}$			$\pm 0.02$	$\pm 0.4$	V
$I_{OZ}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}$ , Enable at 0.8 V	$V_O = 0.5 \text{ V}$		-20		$\mu\text{A}$
		$V_O = 2.5 \text{ V}$		20		
		$V_O = V_{CC}$		20		
$I_O$ Output current with power off	$V_{CC} = 0$	$V_O = 6 \text{ V}$	0.1	100		$\mu\text{A}$
		$V_O = -0.25 \text{ V}$	-0.1	-100		
		$V_O = -0.25 \text{ V to } 6 \text{ V}$		$\pm 100$		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ ,	$V_I = 5.5 \text{ V}$		0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$	C('151), A		20		$\mu\text{A}$
		$CC, S$		80		
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$	C ('151), A		-0.36		mA
		$CC, S$		-1.6		
$I_{OS}$ Short-circuit output current <sup>#</sup>	$V_{CC} = \text{MAX}$		-50	-90	-150	mA
$I_{CC}$ Supply current (both drivers)	$V_{CC} = \text{MAX}$ , No load	Outputs disabled	30	60		mA
		Outputs enabled	60	80		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5 \text{ V}$  except for  $V_{OC}$ , for which  $V_{CC}$  is as stated under test conditions.

<sup>§</sup>  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitudes of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>¶</sup> In EIA Standard RS-422-A,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

<sup>#</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , $R_L = 100 \Omega$ , See Figure 2, Termination A	15	30	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		15	30	ns	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , See Figure 2, Termination B	13	25	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		13	25	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output	$C_L = 30 \text{ pF}$ , $R_L = 100 \Omega$ , See Figure 2, Termination A	12	20	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		12	20	ns	
t <sub>PZH</sub> Outut enable time to high level	$C_L = 30 \text{ pF}$ , $R_L = 60 \Omega$ , See Figure 3	18	35	ns	
t <sub>PZL</sub> Output enable time to low level	$C_L = 30 \text{ pF}$ , $R_L = 111 \Omega$ , See Figure 4	20	35	ns	
t <sub>PHZ</sub> Output disable time from high level	$C_L = 30 \text{ pF}$ , $R_L = 60 \Omega$ , See Figure 3	19	30	ns	
t <sub>PLZ</sub> Output disable time from low level	$C_L = 30 \text{ pF}$ , $R_L = 111 \Omega$ , See Figure 4	13	30	ns	
Overshoot factor	$R_L = 100 \Omega$ , See Figure 2, Termination C		10	%	

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

4

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES


# SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION




4


Line Drivers/Receivers



TERMINATION A




TERMINATION B



TERMINATION C

TEST CIRCUITS



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 10$  MHz.  
B.  $C_L$  includes probe and jig capacitance.






FIGURE 2.  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{TLH}$ ,  $t_{TBL}$ , AND OVERSHOOT FACTOR

## PARAMETER MEASUREMENT INFORMATION



## TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 3.  $t_{PZH}$  AND  $t_{PHZ}$ 


NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ .  
 B.  $C_L$  includes probe and jig capacitance.

# SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



## TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 4. tPZL AND tPLZ

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500$  kHz.  
 B.  $C_L$  includes probe and jig capacitance.

SN75151, SN75153  
QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

**TYPICAL CHARACTERISTICS**




FIGURE 5




FIGURE 6




FIGURE 7

NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

# SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

## TYPICAL CHARACTERISTICS




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

- NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z inputs.

SN75151, SN75153  
QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

**TYPICAL CHARACTERISTICS**




FIGURE 12




FIGURE 13

NOTES: 3. The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z inputs.

# 4

## Line Drivers/Receivers

# SN55152, SN75152 DUAL LINE RECEIVERS

D1114, AUGUST 1972—REVISED SEPTEMBER 1986

- Meets Specifications of EIA RS-232-C or MIL-STD-188C†
- Dual Differential Receiver with Independent Strobes
- Common-Mode Input Voltage Range . . .  $\pm 25$  V
- Differential Input Capability with One Input Grounded . . .  $\pm 25$  V
- Continuously Adjustable Hysteresis with External Resistors
- Standard Supply Voltages . . . +12 V and -12 V
- Input Hysteresis (Double Thresholds) Remain Approximately Fixed for Power Supply and/or Temperature Variations


## description

The SN55152 and SN75152 are dual differential line receivers designed to meet the requirements of EIA Standard RS-232-C or MIL-STD-188 interfaces. A single control, HYST CONT, sets the input hysteresis for the required operation. An added feature is the capability of adjusting the hysteresis to any voltage between  $\pm 0.3$  volt typical and  $\pm 5$  volts typical by means of the hysteresis adjust terminals, 1HYST ADJ and 2HYST ADJ, making the SN55152 and SN75152 useful for a wide variety of line receiver and Schmitt trigger applications. The large common-mode input voltage range and differential input voltage ( $\pm 25$  volts) give the circuit added versatility. The SN55152 and SN75152 are designed for operation from standard  $\pm 12$ -volt supplies with  $\pm 10\%$  variation. Each receiver has an output strobe that is TTL compatible.


The SN55152 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75152 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

<sup>†</sup>To meet the specifications of EIA Standard RS-232-C, connect the hysteresis control pin, HYST CONT, to  $V_{CC-}$ . Also, connect termination resistor pin  $1R_T$  to inverting input  $1IN-$ , and termination resistor pin  $2R_T$  to inverting input  $2IN-$ . To meet the specifications of MIL-STD-188, leave HYST CONT,  $1R_T$ , and  $2R_T$  open.

SN55152 . . . J PACKAGE  
SN75152 . . . D, J, OR N PACKAGE  
(TOP VIEW)



SN55152 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

4

# SN55152, SN75152 DUAL LINE RECEIVERS

4

Line Drivers/Receivers

FUNCTION TABLE  
(EACH RECEIVER)

LINE INPUT	STROBE	OUTPUT
H	H	H
L	H	L
X	L	H

## Definition of logic levels:

For the strobe: H (high) is any voltage between  $V_{IH}$  min and  $V_{CC}$ .

L (low) is any voltage between ground and  $V_{IL}$  max.


For the line input: H (high) is any differential input voltage ( $V_{ID}$ )<sup>†</sup> more positive than  $V_{T-}$ , once the level of  $V_{T+}$  has been reached.

L (low) is any differential input voltage ( $V_{ID}$ )<sup>†</sup> more negative than  $V_{T-}$ , once the level of  $V_{T+}$  has been reached.


X (irrelevant) is any input voltage permitted by maximum ratings.

<sup>†</sup>Differential input voltages ( $V_T$  and  $V_{ID}$ ) are at the noninverting input terminal IN+ with respect to the inverting input terminal IN-.

logic symbol<sup>†</sup>



logic diagram (positive logic)




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

**SN55152, SN75152  
DUAL LINE RECEIVERS**

schematic (each receiver)



Portions of circuit within dashed lines are common to both receivers.  
Resistor values shown are nominal.

4

Line Drivers/Receivers

# SN55152, SN75152 DUAL LINE RECEIVERS

4

Line Drivers/Receivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55152	SN75152	UNIT
Supply voltage, $V_{CC+}$ (see Note 1)		15	15	V
Supply voltage, $V_{CC-}$ (see Note 1)		-15	-15	V
Voltage at any line input with respect to other line input, ground, or $R_T$		$\pm 25$	$\pm 25$	V
$R_T$ terminal voltage (see Note 1)		$\pm 25$	$\pm 25$	V
	D package		950	mW
Continuous total dissipation at (or below)	FK package	1375		
25°C free-air temperature (see Note 2)	J package	1375	1025	
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or N package		260	°C

- NOTES: 1. These voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55152 chips are alloy mounted and SN75152 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

## recommended operating conditions

	SN55152			SN75152			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC+}$	10.8	12	13.2	10.8	12	13.2	V
Supply voltage, $V_{CC-}$	-10.8	-12	-13.2	-10.8	-12	-13.2	V
High-level input voltage at strobe, $V_{IH(S)}$		2			2		V
Low-level input voltage at strobe, $V_{IL(S)}$					0.8		V
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over operating free-air temperature range,  $V_{CC+} = 12 V \pm 10\%$ ,  $V_{CC-} = -12 V \pm 10\%$  (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	(SEE NOTE 3)	UNIT	
$V_T+$	Positive-going threshold voltage	See Figure 8	1	MIL-STD-188 Conditions	'75152	0.1	0.3	0.5	V	
	Negative-going threshold voltage				'55152	0.03	0.3	0.5		
	Positive-going threshold voltage		2		'75152	-0.5	-0.3	-0.1	V	
	Negative-going threshold voltage				'55152	-0.5	-0.3	-0.03		
$V_{OH}$	High-level output voltage	1 and 2	$V_{ID} = V_{T+}$ max, $I_{OH} = -500 \mu A$	EIA RS-232-C Conditions	1.5	2.2	3	V		
					-3	-2.2	-1.5			
		1 and 2	$V_{ID} = V_{T-}$ min, $I_{OH} = -500 \mu A$		3	4.1	6	V		
					3	4.1	6			
$V_{OL}$	Low-level output voltage	1 and 2	$V_{ID} = V_{T-}$ min, $I_{OL} = 6.4$ mA	$V_{I(strobe)} = 2$ V,	0	0.15	0.4	V		
$I_I$	Input current into strobe at maximum strobe voltage	3		$V_{I(strobe)} = 5.5$ V		0.1	1	mA		
$I_{IH}$	High-level strobe current	3		$V_{I(strobe)} = 2.4$ V		30	80	$\mu A$		
$I_{IL}$	Low-level strobe current	3		$V_{I(strobe)} = 0.4$ V		-0.5	-1.5	mA		
$r_I$	Input resistance	4	MIL-STD-188	$ V_{ID}  = 0$ V to 25 V, $R_T$ open, $T_A = 25^\circ C$	6	9				
		EIA RS-232-C		$ V_{ID}  = 3$ V to 25 V, $R_T$ connected to inverting line input, $T_A = 25^\circ C$	3	5	7	k $\Omega$		
$V_{I(open)}$	Open-circuit input voltage	5				+1	$\pm 2$	V		
$I_{OS}$	Short-circuit output current	6		$V_{ID} = 3$ V		-1.9	-4	mA		
$I_{CC+}$	Supply current from $V_{CC+}$	1		$V_{ID} = -3$ V, $V_{I(strobe)} = 2.4$ V	10	16		mA		
$I_{CC-}$	Supply current from $V_{CC-}$	1		$V_{ID} = -3$ V, $V_{I(strobe)} = 2.4$ V	-7	-13		mA		

<sup>†</sup>Differential input voltages ( $V_T$  and  $V_{ID}$ ) are at the noninverting line input terminal with respect to the inverting line input terminal.

<sup>‡</sup>Typical values are at  $V_{CC+} = 12$  V,  $V_{CC-} = -12$  V,  $T_A = 25^\circ C$ .


NOTE 3: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only, e.g., when -0.1 V is the maximum, the minimum limit is a more negative voltage.

switching characteristics,  $V_{CC+} = 12$  V,  $V_{CC-} = -12$  V,  $T_A = 25^\circ C$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	7	$C_L = 15$ pF	40		
				60		ns

# SN55152, SN75152 DUAL LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTE: Output is open for testing I<sub>CC+</sub> and I<sub>CC-</sub>

FIGURE 1. MIL-STD-188 CONDITION




FIGURE 2. EIA RS-232-C CONDITION

PARAMETER MEASUREMENT INFORMATION




FIGURE 3




FIGURE 4






FIGURE 5

**SN55152, SN75152**  
**DUAL LINE RECEIVERS**


**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 6**



**TEST CIRCUIT**




**VOLTAGE WAVEFORMS**

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 7. PROPAGATION DELAY TIMES**

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE  
vs  
DIFFERENTIAL INPUT VOLTAGE



$V_{ID}$ —DIFFERENTIAL INPUT VOLTAGE—V

FIGURE 8

THRESHOLD VOLTAGE VARIATION  
vs  
POSITIVE SUPPLY VOLTAGE




FIGURE 9

# SN55152, SN75152 DUAL LINE RECEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS

### THRESHOLD VOLTAGE VARIATION vs NEGATIVE POWER SUPPLY





FIGURE 10

### THRESHOLD VOLTAGE vs HYSTERESIS ADJUST RESISTANCE



$R_{adj}^\dagger$  is connected between Hysteresis Adjust terminal and  $V_{CC^-}$ .

FIGURE 11

### TYPICAL CHARACTERISTICS




FIGURE 12

### TYPICAL APPLICATIONS

Some typical applications of the SN55152 and SN75152 are as follows:

- MIL-STD-188 Interface Receiver
- EIA RS-232-C Interface Receiver
- Single-Ended Line Receiver
- Differential Line Receiver
- High-Noise-Immunity Line Receiver
- Schmitt Trigger
- High-Voltage-Logic-to-TTL Translator
- MOS-to-TTL Converter
- Pulse Generator
- Threshold Detector
- Pulse Shaper

# SN55152, SN75152 DUAL LINE RECEIVERS

## TYPICAL APPLICATIONS






FIGURE 13. MIL-STD-188 SINGLE-ENDED LINE RECEIVER



NORMAL OPERATION



FAIL-SAFE OPERATION

FIGURE 14. EIA RS-232-C SINGLE-ENDED RECEIVER

TYPICAL APPLICATIONS





FIGURE 15. SINGLE-ENDED TRANSMITTER WITH DRIVER "OR" CAPABILITY AND RECEIVER WITH ADJUSTABLE NOISE IMMUNITY



Frequency to 0.5 MHz  
Common-Mode Voltage . . . -12 V to +10 V

<sup>†</sup>The 1N4444 diodes are required only for negative common-mode protection at the driver outputs.

FIGURE 16. BALANCED LINE OPERATION WITH HIGH COMMON-MODE-VOLTAGE CAPABILITY

# 4

## Line Drivers/Receivers

# SN55154, SN75154 QUADRUPLE LINE RECEIVERS

D899, NOVEMBER 1970—REVISED SEPTEMBER 1986

- Satisfies Requirements of EIA Standard RS-232-C
- Input Resistance . . . 3 kΩ to 7 kΩ over Full RS-232-C Voltage Range
- Input Threshold Adjustable to Meet "Fail-Safe" Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise Immunity
- Inverting Output Compatible with TTL
- Output with Active Pull-Up for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

## description

The SN55154 and SN75154 are monolithic Low-Power Schottky line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA standard RS-232-C. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single five-volt supply; however, a built-in option allows operation from a 12-volt supply without the use of additional components. The output is compatible with most TTL circuits when either supply voltage is used.


In normal operation, the threshold-control terminals are connected to the VCC1 terminal, even if power is being supplied via the alternate VCC2 terminal. This provides a wide hysteresis loop, which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.


The SN55154 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75154 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55154 . . . J PACKAGE  
SN75154 . . . D, J, OR N PACKAGE

(TOP VIEW)



SN55154 . . . FK PACKAGE  
(TOP VIEW)



NC No internal connection


†For function of R1, see schematic

4


Line Drivers/Receivers

# SN55154, SN75154 QUADRUPLE LINE RECEIVERS

logic symbol†



logic diagram




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

4

schematic



NOTE 1: When V<sub>CC1</sub> is used, V<sub>CC2</sub> may be left open or shorted to V<sub>CC1</sub>. When V<sub>CC2</sub> is used, V<sub>CC1</sub> must be left open or connected to the threshold control pins.

**SN55154, SN75154  
QUADRUPLE LINE RECEIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

	SN55154	SN75154	UNIT
Normal supply voltage, $V_{CC1}$ (see Note 2)	7	7	V
Alternate supply voltage, $V_{CC2}$	14	14	V
Input voltage	$\pm 25$	$\pm 25$	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	D package	950	mW
	FK package	1375	
	J package	1375	
	N package	1150	
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C

**recommended operating conditions**

	SN55154			SN75154			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Normal supply voltage, $V_{CC1}$	4.5	5	5.5	4.5	5	5.5	V
Alternate supply voltage, $V_{CC2}$	10.8	12	13.2	10.8	12	13.2	V
High-level input voltage, $V_{IH}$ (see Note 4)	3		15	3		15	V
Low-level input voltage, $V_{IL}$ (see Note 4)	-15		-3	-15		-3	V
High-level output current, $I_{OH}$			-400			-400	µA
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

NOTES: 2. Voltage values are with respect to network ground terminal.

- 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55154 chips are alloy mounted and SN75154 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.
- 4. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic and threshold levels only, e.g., when 0 V is the maximum, the minimum limit is a more negative voltage.

# SN55154, SN75154 QUADRUPLE LINE RECEIVERS

4

Line Drivers/Receivers

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS			MIN TYP <sup>‡</sup> MAX (SEE NOTE 4)	UNIT
$V_{T+}$	Positive-going threshold voltage	1	Normal operation			0.8 2.2 3	V
	Fail-safe operation					0.8 2.2 3	
$V_{T-}$	Negative-going threshold voltage	1	Normal operation			-3 -1.1 0	V
	Fail-safe operation					0.8 1.4 3	
$V_{hys}$	Hysteresis ( $V_{T+} - V_{T-}$ )	1	Normal operation			0.8 3.3 6	V
	Fail-safe operation					0 0.8 2.2	
$V_{OH}$	High-level output voltage	1	$I_{OH} = -400 \mu A$			2.4 3.5	V
$V_{OL}$	Low-level output voltage	1	$I_{OL} = 16 mA$			0.29 0.4	V
$r_i$ Input resistance		2	$\Delta V_I = -25 V$ to $-14 V$			3 5 7	k $\Omega$
			$\Delta V_I = -14 V$ to $-3 V$			3 5 7	
			$\Delta V_I = -3 V$ to $3 V$			3 6 8	
			$\Delta V_I = 3 V$ to $14 V$			3 5 7	
			$\Delta V_I = 14 V$ to $25 V$			3 5 7	
$V_I$ (open)	Open-circuit input voltage	3	$I_I = 0$			0 0.2 2	V
$I_{OS}$	Short-circuit output current <sup>†</sup>	4	$V_{CC1} = 5.5 V$ , $V_I = -5 V$			-10 -20 -40	mA
$I_{CC1}$	Supply current from $V_{CC1}$	5	$V_{CC1} = 5.5 V$ , $T_A = 25^\circ C$			20 35	mA
$I_{CC2}$	Supply current from $V_{CC2}$		$V_{CC2} = 13.2 V$ , $T_A = 25^\circ C$			23 40	

<sup>†</sup>Not more than one output should be shorted at a time.


<sup>‡</sup>All typical values are at  $V_{CC1} = 5 V$ ,  $T_A = 25^\circ C$ .

switching characteristics,  $V_{CC1} = 5 V$ ,  $T_A = 25^\circ C$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	6	$C_L = 50 pF$ , $R_L = 390 \Omega$	11			ns
$t_{PHL}$			8			ns
$t_{TLH}$			7			ns
$t_{THL}$			2.2			ns

## TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE vs INPUT VOLTAGE



NOTE 5: For normal operation, the threshold controls are connected to  $V_{CC1}$ . For fail-safe operation, the threshold controls are open.


**PARAMETER MEASUREMENT INFORMATION**

**d-c test circuits†**

**TEST TABLE**

TEST	MEASURE	A	T	Y	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open-circuit input (fail safe)	V <sub>OH</sub>	Open	Open	I <sub>OH</sub>	4.5 V	Open
	V <sub>OH</sub>	Open	Open	I <sub>OH</sub>	Open	10.8 V
V <sub>T+</sub> min, V <sub>T-</sub> min (fail safe)	V <sub>OH</sub>	0.8 V	Open	I <sub>OH</sub>	5.5 V	Open
	V <sub>OH</sub>	0.8 V	Open	I <sub>OH</sub>	Open	13.2 V
V <sub>T+</sub> min (normal)	V <sub>OH</sub>	Note A	Pin 15	I <sub>OH</sub>	5.5 V and T	Open
	V <sub>OH</sub>	Note A	Pin 15	I <sub>OH</sub>	T	13.2 V
V <sub>IL</sub> max, V <sub>T-</sub> min (normal)	V <sub>OH</sub>	-3 V	Pin 15	I <sub>OH</sub>	5.5 V and T	Open
	V <sub>OH</sub>	-3 V	Pin 15	I <sub>OH</sub>	T	13.2 V
V <sub>IH</sub> min, V <sub>T+</sub> max, V <sub>T-</sub> max (fail safe)	V <sub>OL</sub>	3 V	Open	I <sub>OL</sub>	4.5 V	Open
	V <sub>OL</sub>	3 V	Open	I <sub>OL</sub>	Open	10.8 V
V <sub>IH</sub> min, V <sub>T+</sub> max (normal)	V <sub>OL</sub>	3 V	Pin 15	I <sub>OL</sub>	4.5 V and T	Open
	V <sub>OL</sub>	3 V	Pin 15	I <sub>OL</sub>	T	10.8 V
V <sub>T-</sub> max (normal)	V <sub>OL</sub>	Note B	Pin 15	I <sub>OL</sub>	5.5 V and T	Open
	V <sub>OL</sub>	Note B	Pin 15	I <sub>OL</sub>	T	13.2 V

NOTES: A. Momentarily apply -5 V, then 0.8 V.  
B. Momentarily apply 5 V, then ground.




**FIGURE 1. V<sub>IH</sub>, V<sub>IL</sub>, V<sub>T+</sub>, V<sub>T-</sub>, V<sub>OH</sub>, V<sub>OL</sub>**

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SN55154, SN75154 QUADRUPLE LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits<sup>†</sup> (continued)



4

Line Drivers/Receivers




FIGURE 2.  $r_i$

TEST TABLE


T	$V_{CC1}$ (PIN 15)	$V_{CC2}$ (PIN 16)
Open	5 V	Open
Open	GND	Open
Open	Open	Open
Pin 15	T and 5 V	Open
GND	GND	Open
Open	Open	12 V
Open	Open	GND
Pin 15	T	12 V
Pin 15	T	GND
Pin 15	T	Open

FIGURE 2.  $r_i$

TEST TABLE


T	$V_{CC1}$ (PIN 15)	$V_{CC2}$ (PIN 16)
Open	5.5 V	Open
Pin 15	5.5 V	Open
Open	Open	13.2 V
Pin 15	T	13.2 V

FIGURE 3.  $V_I(\text{open})$



Each output is tested separately.

FIGURE 4.  $I_{OS}$





All four line receivers are tested simultaneously.

FIGURE 5.  $I_{CC}$

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_w = 200$  ns, duty cycle  $\leq 20\%$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 6. SWITCHING TIMES

# 4

## Line Drivers/Receivers

D2951, JULY 1986

- Meets EIA Standard RS-232-C
- 10-mA Current Limited Output
- Wide Range of Supply Voltage . . . V<sub>CC</sub> = 4.5 V to 15 V
- Low Power . . . 130 mW
- Built-In 5-Volt Regulator
- Response Control Provides:
  - Input Threshold Shifting
  - Input Noise Filtering
- Power-Off Output Resistance . . . 300 Ω Typ
- Driver Input TTL Compatible


### description

The SN75155 is a monolithic line driver and receiver that is designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA standard RS-232-C. A Response Control input is provided for the receiver. A resistor or a resistor and a bias voltage can be connected between the response control input and ground to provide noise filtering. The driver used is similar to the SN75188. The receiver used is similar to the SN75189A.


The SN75155 is characterized for operation from 0°C to 70°C.

D, JG, OR P PACKAGE

(TOP VIEW)




logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

### logic diagram



schematic



All resistor values shown are nominal.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, VCC + (see Note 1)	15 V
Supply voltage, VCC - (see Note 1)	-15 V
Input voltage range:      Driver	-15 V to 15 V
Receiver	-30 V to 30 V
Output voltage range (Driver)	-15 V to 15 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package	725 mW
JG package	825 mW
P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds, JG package	300°C
Case temperature for 60 seconds, FK package	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds, D or P package	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Table. In the JG package, SN75155 chips are glass mounted.

**DISSIPATION DERATING TABLE**

PACKAGE	TA = 25°C POWER RATING	DERATING FACTOR	ABOVE TA	TA = 70°C POWER RATING
D	725 mW	5.8 mW/°C	25°C	464 mW
JG	825 mW	6.6 mW/°C	25°C	528 mW
P	1000 mW	8.0 mW/°C	25°C	640 mW

## recommended operating conditions

PARAMETERS	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$	4.5	12	15	V
Supply voltage, $V_{CC-}$	-4.5	-12	-15	V
Input voltage, driver, $V_I(D)$			$\pm 15$	V
Input voltage, receiver, $V_I(R)$	-25		25	V
High-level input voltage, driver, $V_{IH}$		2		V
Low-level input voltage, driver, $V_{IL}$			0.8	V
Response control current			$\pm 5.5$	mA
Output current, receiver, $I_O(R)$			24	mA
Operating free-air temperature, $T_A$	0	70		$^{\circ}\text{C}$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

## total device

PARAMETERS	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$I_{CCH+}$ High-level supply current	$V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_I(D) = 2 \text{ V}$ ,		6.3	8.1	mA
	$V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $V_I(R) = 2.3 \text{ V}$ ,		9.1	11.9	
	$V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , Output open		10.4	14	
$I_{CCL+}$ Low-level supply current	$V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_I(D) = 0.8 \text{ V}$ ,		2.5	3.4	mA
	$V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $V_I(R) = 0.6 \text{ V}$ ,		3.7	5.1	
	$V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , Output open		4.1	5.6	
$I_{CC+}$ Supply current	$V_{CC+} = 5 \text{ V}$ , $V_{CC-} = 0$ , $V_I(R) = 2.3 \text{ V}$ ,		4.8	6.4	mA
	$V_{CC+} = 9 \text{ V}$ , $V_{CC-} = 0$ , $V_I(D) = 0$		6.7	9.1	
$I_{CCH-}$ High-level supply current	$V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_I(D) = 2 \text{ V}$ ,		-2.4	-3.1	mA
	$V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $V_I(R) = 2.3 \text{ V}$ ,		-3.9	-4.9	
	$V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , Output open		-4.8	-6.1	
$I_{CCL-}$ Low-level supply current	$V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_I(D) = 0.8 \text{ V}$ ,		-0.2	-0.35	mA
	$V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $V_I(R) = 0.6 \text{ V}$ ,		-0.25	-0.4	
	$V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , Output open		-0.27	-0.45	

<sup>†</sup>All typical values are at  $T_A = 25^{\circ}\text{C}$ .

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 12\text{ V}$ ,  $V_{CC-} = -12\text{ V}$  (unless otherwise noted)

driver section

PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{OH}$ High-level output voltage	$V_I = 0.8\text{ V}$ , $R_L = 3\text{ k}\Omega$	$V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$		3.2	3.7		V	
		$V_{CC+} = 9\text{ V}$ , $V_{CC-} = -9\text{ V}$		6.5	7.2			
		$V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$		8.9	9.8			
$V_{OL}$ Low-level output voltage (see Note 3)	$V_I = 2\text{ V}$ , $R_L = 3\text{ k}\Omega$	$V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$		-3.6	-3.2		V	
		$V_{CC+} = 9\text{ V}$ , $V_{CC-} = -9\text{ V}$		-7.1	-6.4			
		$V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$		-9.7	-8.8			
$I_{IH}$ High-level input current	$V_I = 7\text{ V}$					5	$\mu\text{A}$	
$I_{IL}$ Low-level input current	$V_I = 0$					-0.73	-1.2	$\text{mA}$
$I_{OSH}$ High-level short-circuit output current	$V_I = 0.8\text{ V}$ , $V_O = 0$			-7	-12	-14.5	$\text{mA}$	
$I_{OSL}$ Low-level short-circuit output current	$V_I = 2\text{ V}$ , $V_O = 0$			6.5	11.5	15	$\text{mA}$	
$R_O$ Output resistance with power off	$V_O = -2\text{ V}$ to $2\text{ V}$					300	$\Omega$	

receiver section

PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{T+}$ Positive-going threshold voltage				1.2	1.9	2.3	V	
$V_{T-}$ Negative-going threshold voltage				0.6	0.95	1.2	V	
$V_{hys}$ Hysteresis				0.6			V	
$V_{OH}$ High-level output voltage	$V_I = 0.6\text{ V}$ , $I_{OH} = 10\text{ }\mu\text{A}$	$V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$		3.7	4.1	4.5	V	
		$V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$		4.4	4.7	5.2		
		$V_I = 0.6\text{ V}$ , $V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$		3.1	3.4	3.8		
$V_{OL}$ Low-level output voltage	$V_I = 2.3\text{ V}$ , $I_{OL} = 24\text{ mA}$	$V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$		3.6	4	4.5	V	
$I_{IH}$ High-level input current	$V_I = 25\text{ V}$			3.6	6.7	10	mA	
		$V_I = 3\text{ V}$						
		$V_I = -25\text{ V}$						
$I_{IL}$ Low-level input current	$V_I = -25\text{ V}$			-3.6	-6.7	-10	mA	
		$V_I = -3\text{ V}$						
$I_{OS}$ Short-circuit output current	$V_I = 0.6\text{ V}$					-2.8	-3.7	$\text{mA}$

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTE 3: The algebraic limit system, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltage levels only, e.g., if  $-8.8\text{ V}$  is the maximum, the typical value is a more negative value.

switching characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_L = 50\text{ pF}$  (unless otherwise noted)

driver section (see Figure 2)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 3\text{ k}\Omega$	250	480	ns	
$t_{PHL}$ Propagation delay time high-to-low-level output					
$t_r$ Output rise time	$R_L = 3\text{ k}\Omega$	67	180	ns	
	$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$				
$t_f$ Output fall time	$R_L = 3\text{ k}\Omega$	48	160	ns	
	$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$				

receiver section (see Figure 3)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 400\text{ }\Omega$	175	245	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output					
$t_r$ Output rise time	$R_L = 400\text{ }\Omega$	255	360	ns	
	$R_L = 400\text{ }\Omega$				
$t_f$ Output fall time	$R_L = 400\text{ }\Omega$	23	50	ns	
	$R_L = 400\text{ }\Omega$				

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .


PARAMETER MEASUREMENT INFORMATION




<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

FIGURE 1. RECEIVER SECTION TEST CIRCUIT ( $VT+$ ,  $VT-$ ,  $VOH$ ,  $VOL$ )

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT




VOLTAGE WAVEFORMS


NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input waveform is supplied by a generator with the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 1 \mu s$ ,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .

**FIGURE 2. DRIVER SECTION SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS**



TEST CIRCUIT



VOLTAGE WAVEFORMS


NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input waveform is supplied by a generator with the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 1 \mu s$ ,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .

**FIGURE 3. RECEIVER SECTION SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS**


**TYPICAL CHARACTERISTICS  
(DRIVER)**

**VOLTAGE TRANSFER CHARACTERISTICS**




**FIGURE 4**

**OUTPUT CURRENT  
vs  
OUTPUT VOLTAGE**




**FIGURE 5**

**SHORT-CIRCUIT OUTPUT CURRENT  
vs  
FREE-AIR TEMPERATURE**



**FIGURE 6**


**SLEW RATE**



**FIGURE 7**


**TYPICAL CHARACTERISTICS  
(RECEIVER)**

OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE



**FIGURE 8**

OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE



**FIGURE 9**

**TYPICAL CHARACTERISTICS  
(RECEIVER)**




FIGURE 10




FIGURE 11




FIGURE 12

4

Line Drivers/Receivers

**ADVANCE INFORMATION**

## 4

### Line Drivers/Receivers

# SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER

D2300, SEPTEMBER 1980—REVISED SEPTEMBER 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line Package
- Similar to uA9637AC except for Corner VCC and Ground Pin Positions

## description

The SN75157 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. The device operates from a single 5-volt power supply and is supplied in an 8-pin dual-in-line package and small outline package.

The SN55157 is characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75157 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


## schematics of inputs and outputs




**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**SN55157 . . . JG PACKAGE**  
**SN75157 . . . D, JG, OR P PACKAGE**

(TOP VIEW)




logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram



## **SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate the SN55157 JG package to 672 mW at 70°C at the rate of 8.4 mW/°C, the SN75157 JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C. In the JG package, SN55157 chips are alloy mounted and SN75157 chips are glass mounted.

#### **recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>			± 7	V
Operating free-air temperature, T <sub>A</sub>	SN55157	- 55	25	125 °C
	SN75157	0	25	70

**electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
				See Note 4			
VT	Threshold voltage ( $V_{T+}$ and $V_{T-}$ )	See Note 5			-0.2	0.2	V
		-0.4	0.4				
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ )				70		mV
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 0.2 \text{ V}, I_O = -1 \text{ mA}$		2.5	3.5		V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -0.2 \text{ V}, I_O = 20 \text{ mA}$		0.35	0.5		V
I <sub>I</sub>	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V}, V_I = 10 \text{ V}$		1.1	3.25		mA
		See Note 6		$V_I = -10 \text{ V}$		-1.6 -3.25	
I <sub>OS</sub>	Short-circuit output current‡	$V_O = 0, V_{ID} = 0.2 \text{ V}$		-40	-75	-100	mA
I <sub>CC</sub>	Supply current	$V_{ID} = -0.5 \text{ V}, \text{No load}$			35	50	mA

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 4. The algebraic convention, where the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for threshold levels only.



5. The expanded threshold parameter is tested with a  $500\text{-}\Omega$  resistor in series with each input.
6. The input not under test is grounded.

# SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER

**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , See Figure 1	15	25	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output		13	25	ns	


## PARAMETER MEASUREMENT INFORMATION




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ , PRR  $\leq 5 \text{ MHz}$ , duty cycle = 50%.

**FIGURE 1. TRANSITION TIMES**

## TYPICAL CHARACTERISTICS



**FIGURE 2**



**FIGURE 3**

# SN75157

## DUAL DIFFERENTIAL LINE RECEIVER

### TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE

vs

HIGH-LEVEL OUTPUT CURRENT




FIGURE 4

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT




FIGURE 5

SUPPLY CURRENT

vs

SUPPLY VOLTAGE





FIGURE 6

**SN75157**  
**DUAL DIFFERENTIAL LINE RECEIVER**

**TYPICAL APPLICATION DATA**



**FIGURE 7. RS-422-A SYSTEM APPLICATIONS**

**4**

**Line Drivers/Receivers**

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**4-259**

# 4

## Line Drivers/Receivers


# SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

D2292, JANUARY 1977—REVISED SEPTEMBER 1986

- Meets EIA Standard RS-422-A
- Single 5-V Supply
- Balanced-Line Operation
- TTL-Compatible
- High Output Impedance in Power-Off Condition
- High-Current Active-Pullup Outputs
- Short-Circuit Protection
- Dual Channels
- Input Clamp Diodes

SN55158 . . . JG PACKAGE  
SN75158 . . . D, JG, OR P PACKAGE

(TOP VIEW)




## description


The SN55158 and SN75158 are dual complementary-output line drivers designed to satisfy the requirements set by the EIA Standard RS-422-A interface specifications. The outputs provide complementary signals with high-current capability for driving balanced lines, such as twisted pair, at normal line impedance without high power dissipation. The output stages are TTL totem-pole outputs providing a high-impedance state in the power-off condition.

The SN55158 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75158 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic symbol†




## logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

## schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>	7 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
D package	725 mW
JG package (alloy mount), SN55158	1050 mW
JG package (glass mount), SN75158	825 mW
P package	1000 mW
Operating free-air temperature range: SN55158	-55 °C to 125 °C
SN75158	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package	300 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or P package	260 °C

- NOTES: 1. All voltage values except differential output voltage V<sub>OD</sub> are with respect to network ground terminal. V<sub>OD</sub> is at the Y output with respect to the Z output.  
 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, SN55158 chips are alloy mounted and SN75158 chips are glass mounted. In the P package, use the 8.0-mW/°C curve for these devices.

### recommended operating conditions

	SN55158			SN75158			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			2			V
Low-level input voltage, V <sub>IL</sub>				0.8			V
High-level output current, I <sub>OH</sub>				-40			mA
Low-level output current, I <sub>OL</sub>				40			mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

SN55158, SN75158  
DUAL DIFFERENTIAL LINE DRIVERS

4

Line Drivers/Receivers

**electrical characteristics over operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55158			SN75158			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-0.9	-1.5	-0.9	-1.5	-	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IIL</sub> = 0.8 V, V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -40 mA	2	3.0	2.4	3.0	-	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IIL</sub> = 0.8 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 40 mA	-	0.2 0.4	-	0.2 0.4	-	V
V <sub>OD1</sub>	Differential output voltage	V <sub>CC</sub> = MAX, I <sub>O</sub> = 0	-	3.5 2V <sub>OD2</sub>	-	3.5 2V <sub>OD2</sub>	-	V
V <sub>OD2</sub>	Differential output voltage	V <sub>CC</sub> = MIN	-	2 3.0	-	2 3.0	-	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>§</sup>	V <sub>CC</sub> = MIN	-	±0.02 ±0.4	-	±0.02 ±0.4	-	V
V <sub>OC</sub>	Common-mode output voltage <sup>¶</sup>	V <sub>CC</sub> = MAX	-	1.9 3	-	1.8 3	-	V
		V <sub>CC</sub> = MIN	-	1.4 3	-	1.5 3	-	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>§</sup>	V <sub>CC</sub> = MIN or MAX	-	±0.01 ±0.4	-	±0.01 ±0.4	-	V
I <sub>O</sub>	Output current with power off	V <sub>CC</sub> = 0	V <sub>O</sub> = 6 V V <sub>O</sub> = -0.25 V V <sub>O</sub> = -0.25 to 6 V	0.1 100 -0.1 -100 ±100	-	0.1 100 -0.1 -100 ±100	-	μA
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	-	1	-	1	-	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	-	40	-	40	-	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-	-1 -1.6	-	-1 -1.6	-	mA
I <sub>OS</sub>	Short-circuit output current <sup>#</sup>	V <sub>CC</sub> = MAX	-40 -90 -150	-	-40 -90 -150	-	-	mA
I <sub>CC</sub>	Supply current (both drivers)	V <sub>CC</sub> = MAX, Inputs grounded, No load, T <sub>A</sub> = 25°C	-	37 50	-	37 50	-	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

<sup>§</sup> Δ|V<sub>OP</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitudes of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

<sup>¶</sup> In EIA Standard RS-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

<sup>#</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	SN55158			SN75158			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	See Figure 2, Termination A	16	25	16	25	-	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	See Figure 2, Termination A	10	20	10	20	-	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	See Figure 2, Termination B	13	20	13	20	-	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	See Figure 2, Termination B	9	15	9	15	-	ns
t <sub>T LH</sub>	Transition time, low-to-high-level output	See Figure 2, Termination A	4	20	4	20	-	ns
t <sub>THL</sub>	Transition time, high-to-low-level output	See Figure 2, Termination A	4	20	4	20	-	ns
	Overshoot factor	See Figure 2, Termination C	-	10	-	10	-	%

# SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES

4

Line Drivers/Receivers



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_w = 25 \text{ ns}$ ,  $PRR \leq 10 \text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES

**SN55158, SN75158**  
DUAL DIFFERENTIAL LINE DRIVERS

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

<sup>†</sup>Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  are applicable to SN55158 circuits only.

# SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 7



FIGURE 8




FIGURE 9




FIGURE 10

<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55158 circuits only.

**SN55158, SN75158**  
**DUAL DIFFERENTIAL LINE DRIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 11

4

Line Drivers/Receivers

# 4

## Line Drivers/Receivers

SN75159

DUAL DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

D2325, JANUARY 1977—REVISED SEPTEMBER 1986

- Meets EIA Standard RS-422-A
- Single 5-V Supply
- Balanced Line Operation
- TTL-Compatible
- High-Impedance Output State for Party-Line Applications
- High-Current Active-Pull-Up Outputs
- Short-Circuit Protection
- Dual Channels
- Clamp Diodes at Inputs

D, J, OR N PACKAGE  
(TOP VIEW)

NC	1	14	VCC
1Z	2	13	2Z
1Y	3	12	2Y
1A	4	11	2B
1B	5	10	2A
1EN	6	9	2EN
GND	7	8	NC


NC—No internal connection

## description


The SN75159 dual differential line driver with three-state outputs is designed to provide all the features of the SN75158 line driver with the added feature of driver output controls. There is an individual control for each driver. When the output control is low, the associated outputs are in a high-impedance state and the outputs can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The SN75159 is characterized for operation from 0°C to 70°C.

## logic symbol†




## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

schematic (each driver)



△ ... V<sub>CC</sub> bus

Resistor values shown are nominal.

SN75159  
DUAL DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Off-state voltage applied to open-collector outputs . . . . .	12 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): . . . . .	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C

- NOTES: 1. All voltage values except differential output voltage  $V_{OD}$  are with respect to the network ground terminal.  $V_{OD}$  is at the Y output with respect to the Z output.
2. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75159 chips are glass mounted.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output voltage, $I_{OH}$			-40	mA
Low-level output current, $I_{OL}$			40	mA
Operating free-air temperature, $T_A$	0		70	°C

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -12 mA		-0.9	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -40 mA	2.4	3.0		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA		0.25	0.4	V
V <sub>OK</sub> Output clamp voltage	V <sub>CC</sub> = 5.25 V,	I <sub>O</sub> = -40 mA		-1.1	-1.5	V
V <sub>O</sub> Output voltage	V <sub>CC</sub> = 4.75 V to 5.25 V,	I <sub>O</sub> = 0	0	6		V
V <sub>OD1</sub>   Differential output voltage	V <sub>CC</sub> = 5.25 V,	I <sub>O</sub> = 0		3.5	2V <sub>OD2</sub>	V
V <sub>OD2</sub>   Differential output voltage	V <sub>CC</sub> = 4.75 V		2	3.0		V
Δ V <sub>OD</sub>   Change in magnitude of differential output voltage <sup>‡</sup>	V <sub>CC</sub> = 4.75 V	R <sub>L</sub> = 100 Ω, See Figure 1		±0.02	±0.4	V
V <sub>OC</sub> Common-mode output voltage <sup>§</sup>	V <sub>CC</sub> = 5.25 V			1.8	3	V
	V <sub>CC</sub> = 4.75 V			1.5	3	
Δ V <sub>OC</sub>   Change in magnitude of common-mode output voltage <sup>‡</sup>	V <sub>CC</sub> = 4.75 V to 5.25 V			±0.01	±0.4	V
I <sub>O</sub> Output current with power off	V <sub>CC</sub> = 0	V <sub>O</sub> = 6 V	0.1	100		
		V <sub>O</sub> = -0.25 V	-0.1	-100		
		V <sub>O</sub> = -0.25 V to 6 V	±100			μA
I <sub>OZ</sub> Off-state (high impedance-state) output current	V <sub>CC</sub> = 5.25 V, Output controls at 0.8 V	T <sub>A</sub> = 25°C, V <sub>O</sub> = 0 to V <sub>CC</sub>	±10			
		V <sub>O</sub> = 0	-20			
		T <sub>A</sub> = 70°C	±20			
		V <sub>O</sub> = 0.4 V	±20			
		V <sub>O</sub> = 2.4 V	±20			
		V <sub>O</sub> = V <sub>CC</sub>	20			
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V			1		mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V			40		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V		-1	-1.6		mA
I <sub>OS</sub> Short-circuit output current <sup>¶</sup>	V <sub>CC</sub> = 5.25 V		-40	-90	-150	mA
I <sub>CC</sub> Supply current (both drivers)	V <sub>CC</sub> = 5.25 V, Inputs grounded, No load, T <sub>A</sub> = 25°C		47	65		mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

<sup>‡</sup> Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitudes of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

<sup>§</sup> In EIA Standard RS-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.  
<sup>¶</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


**DUAL DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS**
**switching characteristics over operating free-air temperature range, V<sub>CC</sub> = 5 V (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 100 Ω, See Figure 2,		16	25	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	Termination A		11	20	ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF, See Figure 2, Termination B		13	20	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output			9	15	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 100 Ω, See Figure 2,		4	20	ns
t <sub>THL</sub> Transition time, high-to-low-level output	Termination A		4	20	ns
t <sub>PZH</sub> Output enable time to high level	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 180 Ω, See Figure 3		7	20	ns
t <sub>PZL</sub> Output enable time to low level	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 250 Ω, See Figure 4		14	40	ns
t <sub>PHZ</sub> Output disable time from high level	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 180 Ω, See Figure 3		10	30	ns
t <sub>PLZ</sub> Output disable time from low level	C <sub>L</sub> = 30 pF, R <sub>L</sub> = 250 Ω, See Figure 4		17	35	ns
Overshoot factor	R <sub>L</sub> = 100 Ω, See Figure 2, Termination C		10	%	

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C.

**SYMBOL EQUIVALENTS**

DATA SHEET PARAMETER	RS-422-A
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	V <sub>o</sub>
V <sub>OD2</sub>	V <sub>t</sub>
Δ V <sub>OD</sub>	V <sub>t</sub>   -  V <sub>t</sub>
V <sub>OC</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	V <sub>os</sub> - V <sub>os</sub>
I <sub>OS</sub>	I <sub>sa</sub>  ,  I <sub>sb</sub>
I <sub>O</sub>	I <sub>xa</sub>  ,  I <sub>xb</sub>



**PARAMETER MEASUREMENT INFORMATION**

**FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES**

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**

**4**

Line Drivers/Receivers





**NOTES:** A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 10 \text{ MHz}$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2.  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{TLH}$ ,  $t_{THL}$ , AND OVERSHOOT FACTOR**

SN75159  
DUAL DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500$  kHz.  
 B.  $C_L$  includes probe and jig capacitance.


FIGURE 3. tPZH AND tPHZ

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500$  kHz.  
 C.  $C_L$  includes probe and jig capacitance.

**FIGURE 4. tPZL AND tPLZ**

## TYPICAL CHARACTERISTICS




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

**SN75159**  
**DUAL DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 13




FIGURE 14

# 4

## Line Drivers/Receivers


SN75160B  
OCTAL GENERAL-PURPOSE  
INTERFACE BUS TRANSCEIVER

D2525, OCTOBER 1985

**MEETS IEEE STANDARD 488-1978 (GPIB)**

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )

DW, J, OR N DUAL-IN-LINE PACKAGE



FUNCTION TABLES

EACH DRIVER

INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	X	L
H	X	L	Z <sup>†</sup>
X	L	X	Z <sup>†</sup>

EACH RECEIVER

INPUTS			OUTPUT
B	TE	PE	D
L	L	X	L
H	L	X	H
X	H	X	Z

H = high level, L = low level, X = irrelevant, Z = High-impedance state.

<sup>†</sup>This is the high-impedance state of a normal 3-state output modified by the internal resistors to  $V_{CC}$  and ground.

## description

The SN75160B 8-channel general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device designed for two-way data communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or three-state mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low, and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

Output glitches during power-up and power-down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$  volts. When combined with the SN75161B or SN75162B management bus transceivers, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75160B is characterized for operation from 0°C to 70°C.

4

Line Drivers/Receivers

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1985, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

4

Line Drivers/Receivers

logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



△ Designates 3-state outputs.

◊ Designates passive-pullup outputs.

logic diagram (positive logic)



schematics of inputs and outputs



SN75160B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 9.0 mW/°C, the N package at the rate of 9.2 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75160B chips are alloy mounted.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, I <sub>OH</sub>	Bus ports with pull ups active			-5.2	mA
	Terminal ports			-800	μA
Low-level output current, I <sub>OL</sub>	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature, T <sub>A</sub>		0		70	°C

# SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA		-0.8	0.65	-1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus			0.4	0.65	V
V <sub>OH</sub>	High-level output voltage	Terminal	I <sub>OH</sub> = -800 $\mu$ A, TE at 0.8 V	2.7	3.5		
		Bus	I <sub>OH</sub> = -5.2 mA, PE and TE at 2 V	2.5	3.3		
V <sub>OL</sub>	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA, TE at 0.8 V	0.3	0.5		V
		Bus	I <sub>OL</sub> = 48 mA, TE at 2 V	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V	0.2	100		$\mu$ A
I <sub>II</sub>	High-level input current	Terminal	V <sub>I</sub> = 2.7 V	0.1	20		$\mu$ A
I <sub>IL</sub>	Low-level input current	Terminal	V <sub>I</sub> = 0.5 V	-10	-100		$\mu$ A
V <sub>I/O(bus)</sub>	Voltage at bus port	Driver disabled		I <sub>I(bus)</sub> = 0	2.5	3.0	3.7
				I <sub>I(bus)</sub> = -12 mA			-1.5
				V <sub>I(bus)</sub> = -1.5 V to 0.4 V	-1.3		
				V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0	-3.2	
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V		+2.5	
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0	2.5	
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7	2.5	
		Power off		V <sub>CC</sub> = 0, V <sub>I(bus)</sub> = 0 V to 2.5 V			-40
I <sub>OS</sub>	Short-circuit output current	Terminal			-15	-35	-75
		Bus			-25	-50	-125
I <sub>CC</sub>	Supply current	No load		Receivers low and enabled	70	90	
				Drivers low and enabled	85	110	mA
C <sub>i/o(bus)</sub>	Bus-port capacitance	V <sub>CC</sub> = 5 V to 0 V, f = 1 MHz	V <sub>I/O</sub> = 0 to 2 V,		30		pF

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF, See Figure 1	14	20	ns			
t <sub>PHL</sub>					14	20				
t <sub>PLH</sub>	Propagation delay time, high-to-low-level output	Bus	Terminal	C <sub>L</sub> = 30 pF, See Figure 2	.10	20	ns			
t <sub>PHL</sub>					15	22				
t <sub>PZH</sub>	Output enable time to high level		TE	Bus	25	35	ns			
t <sub>PHZ</sub>	Output disable time from high level				13	22				
t <sub>PZL</sub>	Output enable time to low level				22	35				
t <sub>PLZ</sub>	Output disable time from low level				22	32				
t <sub>PZH</sub>	Output enable time to high level		TE	Terminal	20	30	ns			
t <sub>PHZ</sub>	Output disable time from high level				12	20				
t <sub>PZL</sub>	Output enable time to low level				23	32				
t <sub>PLZ</sub>	Output disable time from low level				19	30				
t <sub>en</sub>	Output pull-up enable time		PE	Bus	See Figure 5		15 ns			
t <sub>dis</sub>	Output pull-up disable time				13 ns					



POST OFFICE BOX 655012 • DALLAS, TEXAS 75205

SN75160B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

**PARAMETER MEASUREMENT INFORMATION**





FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES






FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\text{ MHz}$ , 50% duty cycle,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq ns$ ,  $Z_{out} = 50\ \Omega$ .


B.  $C_L$  includes probe and jig capacitance.

# SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

4

FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.


**TYPICAL CHARACTERISTICS**

FIGURE 6




FIGURE 7




FIGURE 8

**SN75160B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

4

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS**




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

# SN75161B, SN75162B

## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

D2618, OCTOBER 1980—REVISED OCTOBER 1985

### MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- Designed to Implement Control Bus Interface
- SN75161B Designed for Single Controller
- SN75162B Designed for Multi-Controllers
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )

#### description


The SN75161B and SN75162B eight-channel general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE 488 bus.

The SN75161B and SN75162B each features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power up/down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during  $V_{CC}$  power-up and power-down. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.


SN75161B . . . DW, J, OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



SN75162B . . . DW DUAL-IN-LINE PACKAGE  
(TOP VIEW)



SN75162B . . . N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



NC—No internal connection.

4

Line Drivers/Receivers

## SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	
SC	System Control (SN75162B only)	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	
IFC	Interface Clear	Bus Management
EOI	End or Identify	
DAV	Data Valid	
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	

SN75161B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


**SN75161B logic symbol<sup>†</sup>**



<sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.

◊ designates 3-state output, ☺ designates passive-pullup outputs.

**SN75161B logic diagram (positive logic)**




4


Line Drivers/Receivers

# SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

**SN75162B logic symbol<sup>†</sup>**



**SN75162B logic diagram (positive logic)**



<sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.

◊ designates 3-state output, □ designates passive-pullup outputs.

[ ] Denotes pin numbers for DW package.

( ) Denotes pin numbers for N package.

**SN75161B, SN75162B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS**

**SN75161B**  
**RECEIVE/TRANSMIT FUNCTION TABLE**

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
H	H	H					T			
H	H	L	R	T	R	R	R	T	R	R
L	L	H					R			
L	L	L	T	R	T	T	T	R	T	T
H	L	X	R	T	R	R	R	R	T	T
L	H	X	T	R	T	T	T	T	R	R

**SN75162B**  
**RECEIVE/TRANSMIT FUNCTION TABLE**

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS				
SC	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
H	H	H		R	T			T	T	R	R
	H	H	L					R			
	L	L	H					R	R	T	T
	L	L	L	T	R			T	R	T	T
	H	L	X	R	T			R	R	T	T
	L	H	X	T	R			T	T	R	R
H						T	T				
L						R	R				


H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

# SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

## schematics of inputs and outputs



4

## Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package (20 pin) . . . . .	1125 mW
DW package (24 pin) . . . . .	1350 mW
J package . . . . .	1375 mW
N package (20 pin) . . . . .	1150 mW
N package (22 pin) . . . . .	1700 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16) inch from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16) inch from the case for 10 seconds: DW or N package . . . . .	260°C

- NOTES: 1. All voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, derate the 20-pin DW package at the rate of 9.0 mW/°C, the 24-pin DW package at the rate of 10.8 mW/°C, the 20-pin N package at the rate of 9.2 mW/°C, the 22-pin N package at the rate of 13.6 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75161B chips are alloy mounted.

SN75161B, SN75162B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$	Bus ports with 3-state outputs			-5.2	mA
	Terminal ports			-800	$\mu A$
Low-level output current, $I_{OL}$	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature, $T_A$		0		70	$^{\circ}C$

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$			-0.8	-1.5	V	
$V_{hys}$	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus			0.4	0.65	V	
$V_{OH}^{\ddagger}$	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$		2.7	3.5		
		Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3	V	
$V_{OL}$	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$		0.3	0.5		
		Bus	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V	
$I_I$	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$		0.2	100	$\mu A$	
$I_{IH}$	High-level input current	Terminal and control inputs	$V_I = 2.7 \text{ V}$		0.1	20	$\mu A$	
$I_{IL}$	Low-level input current		$V_I = 0.5 \text{ V}$		-10	-100	$\mu A$	
$V_{I/O(bus)}$	Voltage at bus port	Driver disabled	$I_I(\text{bus}) = 0$	2.5	3.0	3.7		
			$I_I(\text{bus}) = -12 \text{ mA}$			-1.5	V	
$I_{I/O(bus)}$	Current into bus port	Power on	$V_I(\text{bus}) = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3				
			$V_I(\text{bus}) = 0.4 \text{ V to } 2.5 \text{ V}$	0	-3.2			
			$V_I(\text{bus}) = 2.5 \text{ V to } 3.7 \text{ V}$		+2.5			
			$V_I(\text{bus}) = 3.7 \text{ V to } 5 \text{ V}$	0	-3.2	2.5	mA	
			$V_I(\text{bus}) = 5 \text{ V to } 5.5 \text{ V}$	0.7	2.5			
	Power off	$V_{CC} = 0$ ,	$V_I(\text{bus}) = 0 \text{ V to } 2.5 \text{ V}$		-40		$\mu A$	
$I_{OS}$	Short-circuit output current	Terminal			-15	-35	-75	
		Bus			-25	-50	-125	mA
$I_{CC}$	Supply current	No load, TE, DC, and SC low				110	mA	
$C_{i/o(bus)}$	Bus-port capacitance	$V_{CC} = 5 \text{ V to } 0 \text{ V}, V_{I/O} = 0 \text{ to } 2 \text{ V}, f = 1 \text{ MHz}$		30			pF	

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> $V_{OH}$  applies for three-state outputs only.

4

Line Drivers/Receivers

# SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 15 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Terminal	Bus	$C_L = 30 \text{ pF}$ , See Figure 1	14	20		ns
$t_{PHL}$				14	20		
$t_{PLH}$	Terminal	Bus (SRO, NDAC NRFD)	$C_L = 30 \text{ pF}$ , See Figure 1	29	35		ns
$t_{PHL}$		Terminal		10	20		
$t_{PLH}$	Bus	Terminal	$C_L = 30 \text{ pF}$ , See Figure 2	15	22		ns
$t_{PHL}$				60	45	60	
$t_{PZH}$	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	See Figure 3	55			ns
$t_{PHZ}$		55					
$t_{PZL}$		50					
$t_{PLZ}$		45					
$t_{PZH}$	TE, DC, or SC	Terminal	See Figure 4	55			ns
$t_{PHZ}$				55			
$t_{PZL}$				50			
$t_{PLZ}$				45			

## 4

## Line Drivers/Receivers

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .

## PARAMETER MEASUREMENT INFORMATION





FIGURE 3. BUS ENABLE AND DISABLE TIMES




FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50$   $\Omega$ .

**SN75161B, SN75162B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 5




FIGURE 6




FIGURE 7

TEXAS  
INSTRUMENTS



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN75161B, SN75162B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

# 4

## Line Drivers/Receivers


# SN75163B

## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

D2611, OCTOBER 1985

- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch-Free)
- High-Speed Low-Power Schottky Circuitry
- Low Power Dissipation . . . 66 mW Max per Channel
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )

**DW, J, OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)**



FUNCTION TABLES

EACH DRIVER			
INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	H	L
H	X	L	Z
L	H	L	L
X	L	X	Z

EACH RECEIVER			
INPUTS			OUTPUT
B	TE	PE	D
L	L	X	L
H	L	X	H
X	H	X	Z

H = high level, L = low level, X = irrelevant, Z = high-impedance state.

### description

The SN75163B octal general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or three-state modes. If Talk Enable (TE) is high, these outputs have the characteristics of open-collector outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and 400 millivolts of guaranteed hysteresis for increased noise immunity.

Output glitches during power-up and power-down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$  volts.


The SN75163B is characterized for operation from 0°C to 70°C.

4


Line Drivers/Receivers

# SN75163B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## logic symbol<sup>†</sup>



## logic diagram (positive logic)




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

- ▽ Designates 3-state outputs.
- ◇ Designates open-collector outputs.

## 4

## Line Drivers/Receivers

### schematics of inputs and outputs



SN75163B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 9.0 mW/°C, the N package at the rate of 9.2 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75163B chips are alloy mounted.

4

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$	Bus ports with pullups active			-10	mA
	Terminal ports			-800	μA
Low-level output current, $I_{OL}$	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature range, $T_A$		0		70	°C

Line Drivers/Receivers



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN75163B

## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT		
V <sub>JK</sub>	Input clamp voltage	$I_I = -18 \text{ mA}$		-0.8	-1.5	-	V		
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ ) <sup>‡</sup>	Bus		0.4	0.65	-	V		
V <sub>OH</sub>	High level output voltage	Terminal	$I_{OH} = -800 \mu\text{A}$ , TE at 0.8 V	2.7	3.5	-	V		
		Bus	$I_{OH} = -10 \text{ mA}$ , PE and TE at 2 V	2.5	3.3	-			
V <sub>OL</sub>	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$ , TE at 0.8 V	0.3	0.5	-	V		
		Bus	$I_{OL} = 48 \text{ mA}$ , PE and TE at 2 V	0.4	0.5	-			
I <sub>OH</sub>	High-level output current (open-collector mode)	Bus	$V_O = 5.5 \text{ V}$ , PE at 0.8 V, D and TE at 2 V	-	-	100	$\mu\text{A}$		
I <sub>OZ</sub>	Off-state output current (3-state mode)	Bus	$PE \text{ at } 2 \text{ V}$ , $V_O = 2.7 \text{ V}$	-	-	20	$\mu\text{A}$		
			$TE \text{ at } 0.8 \text{ V}$ , $V_O = 0.4 \text{ V}$	-	-	-20			
I <sub>I</sub>	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$	-	-	0.2	100	$\mu\text{A}$	
I <sub>IH</sub>	High-level input current	Terminal	$V_I = 2.7 \text{ V}$	-	-	0.1	20	$\mu\text{A}$	
I <sub>IL</sub>	Low-level input current	Terminal	$V_I = 0.5 \text{ V}$	-	-	-10	-100	$\mu\text{A}$	
I <sub>OS</sub>	Short-circuit output current	Terminal	-	-	-	-15	-35	-75	mA
		Bus	-	-	-	-25	-50	-125	
I <sub>CC</sub> Supply current		No load	Receivers low and enabled	-	-	80	mA		
			Drivers low and enabled	-	-	100			
C <sub>i/o(bus)</sub>	Bus-port capacitance	$V_{CC} = 5 \text{ V or } 0 \text{ V}$ , $V_{I/O} = 0 \text{ to } 2 \text{ V}$ , $f = 1 \text{ MHz}$		-	-	30	pF		

<sup>†</sup>All typical values are at  $V_{CC} = 5$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ .

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	Terminal	$C_L = 30 \text{ pF}$ , See Figure 1	14	20	-	ns
				14	20	-	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	Bus	$C_L = 30 \text{ pF}$ , See Figure 2	10	20	-	ns
				15	22	-	
t <sub>PZH</sub>	Output enable time to high level	TE	Bus	25	35	-	ns
t <sub>PHZ</sub>	Output disable time from high level			13	22	-	
t <sub>PZL</sub>	Output enable time to low level	TE	Terminal	22	35	-	ns
t <sub>PLZ</sub>	Output disable time from low level			22	32	-	
t <sub>PZH</sub>	Output enable time to high level	TE	Terminal	20	30	-	ns
t <sub>PHZ</sub>	Output disable time from high level			12	20	-	
t <sub>PZL</sub>	Output enable time to low level	TE	See Figure 4	23	32	-	ns
t <sub>PLZ</sub>	Output disable time from low level			19	30	-	
t <sub>en</sub>	Output pull-up enable time	PE	Terminal	15	22	-	ns
t <sub>dis</sub>	Output pull-up disable time			13	20	-	

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES







FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq ns$ ,  $Z_{out} = 50 \Omega$ .

B.  $C_L$  includes probe and jig capacitance.

# SN75163B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## PARAMETER MEASUREMENT INFORMATION



4

FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES





FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq ns$ ,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

**SN75163B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

**TYPICAL CHARACTERISTICS**




FIGURE 9




FIGURE 10




FIGURE 11

# SN75164B

## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

D2908, OCTOBER 1985

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- ATN + EOI (OR Function) Output to Simplify Board Layout
- Designed to Implement Control Bus Interface for Multi-Controllers
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )


### description

The SN75164B eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75164B provides the complete 16-wire interface for the IEEE 488 bus.

The SN75164B features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at a high-impedance state) during  $V_{CC}$  power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75164B is identical to the SN75162B with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to pin 21, which is a standard totem-pole output.


DW SMALL OUTLINE PACKAGE

(TOP VIEW)



N DUAL-IN-LINE PACKAGE

(TOP VIEW)



NC—No internal connection.

CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	
SC	System Control	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus Management
IFC	Interface Clear	
EOI	End or Identify	
ATN + EOI	ATN logical OR EOI	Logic
DAV	Data Valid	
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	


# SN75164B

## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75164B is manufactured in a 22-pin dual-in-line and 24-pin Small Outline package. The SN75164B is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

[ ] Denotes pin numbers for DW package.  
() Denotes pin numbers for N package.

### logic diagram (positive logic)



RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS						
SC	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup> (Controlled by DC)	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD		
H	H	H	H	R	T	R	R	T	T	R	R		
	H	H	L					R	R	T	T		
	L	L	H	T	R			T					
	L	L	L					R	R	T	T		
	H	L	X	R	T			R					
	L	H	X					T	T	R	R		
H						T	T	R					
L													

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

ATN + EOI FUNCTION TABLE


INPUTS		OUTPUT
ATN	EOI	ATN + EOI
H	X	H
X	H	H
L	L	L

# SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## schematics of inputs and outputs

4

Line Drivers/Receivers



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1350 mW
N package . . . . .	1700 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16) inch from the case for 10 seconds: DW or N package . . . . .	260°C

- NOTES: 1. All voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, derate the DW package at the rate of 10.8 mW/°C, the N package at the rate of 13.6 mW/°C.

SN75164B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$			2		V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$	Bus ports with 3-state outputs			-5.2	mA
	Terminal ports			-800	$\mu A$
	ATN + EOI			-400	
Low-level output current, $I_{OL}$	Bus ports			48	
	Terminal ports			16	mA
	ATN + EOI			4	
Operating free-air temperature, $T_A$		0		70	$^{\circ}C$

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18$ mA				-1.5	V
$V_{hys}$	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus			0.4		V
$V_{OH}^{\ddagger}$	High-level output voltage	Terminal	$I_{OH} = -800$ $\mu A$		2.7		V
		Bus	$I_{OH} = -5.2$ mA		2.5		
		ATN + EOI	$I_{OH} = -400$ $\mu A$		2.7		
$V_{OL}$	Low-level output voltage	Terminal	$I_{OL} = 16$ mA		0.5		V
		Bus	$I_{OL} = 48$ mA		0.5		
		ATN + EOI	$I_{OL} = 4$ mA		0.4		
$I_I$	Input current at maximum input voltage	Terminal <sup>\$</sup>	$V_I = 5.5$ V		100		$\mu A$
		ATN, EOI	$V_I = 5.5$ V		200		
$I_{IH}$	High-level input current	Terminal, control	$V_I = 2.7$ V		20		$\mu A$
		ATN, EOI	$V_I = 2.7$ V		40		
$I_{IL}$	Low-level input current	Terminal, control	$V_I = 0.5$ V		-100		$\mu A$
		ATN, EOI	$V_I = 0.5$ V		-500		
$V_{I/O(bus)}$	Voltage at bus port	Driver disabled	$I_{I(bus)} = 0$		2.5	3.7	V
			$I_{I(bus)} = -12$ mA			-1.5	
$I_{I/O(bus)}$	Current into bus port	Power on	$V_{I(bus)} = -1.5$ V to 0.4 V		-1.3		$mA$
			$V_{I(bus)} = 0.4$ V to 2.5 V		0	-3.2	
			$V_{I(bus)} = 2.5$ V to 3.7 V			+2.5	
			$V_{I(bus)} = 3.7$ V to 5 V		0	-3.2	
			$V_{I(bus)} = 5$ V to 5.5 V		0.7	2.5	
			$V_{I(bus)} = 0$ V to 2.5 V			-40	
		Power off	$V_{CC} = 0$ , $V_{I(bus)} = 0$ V to 2.5 V				
$I_{OS}$	Short-circuit output current	Terminal			-15	-75	$mA$
		Bus			-25	-125	
		ATN + EOI			-10	-100	
$I_{CC}$	Supply current	No load, TE, DC, and SC low			120		mA
$C_{i/o(bus)}$	Bus-port capacitance	$V_{CC} = 5$ V to 0 V, $V_{I/O} = 0$ to 2 V, $f = 1$ MHz			30		pF

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> $V_{OH}$  applies for three-state outputs only.

<sup>\$</sup>Except ATN and EOI terminal pins.



**SN75164B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 15\text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)



PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$ , See Figure 1	14	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				14	20		
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal	Bus (SRQ, NDAC NRFD)	$C_L = 30\text{ pF}$ , See Figure 1	29	35		ns
$t_{PLH}$ Propagation delay time low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$ , See Figure 2	10	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				15	22		
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal ATN or Terminal EOI	ATN + EOI	See Figure 3	14			ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	Terminal ATN or Terminal EOI	ATN + EOI	See Figure 3	14			ns
$t_{PZH}$ Output enable time to high level	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	See Figure 4	60			ns
$t_{PHZ}$ Output disable time from high level				45			
$t_{PZL}$ Output enable time to low level				60			
$t_{PLZ}$ Output disable time from low level				55			
$t_{PZH}$ Output enable time to high level	TE, DC, or SC	Terminal	See Figure 5	55			ns
$t_{PHZ}$ Output disable time from high level				50			
$t_{PZL}$ Output enable time to low level				45			
$t_{PLZ}$ Output disable time from low level				55			

SN75164B  
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES**



**FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES**




**FIGURE 3. ATN+EOI PROPAGATION DELAY TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

C. All diodes are 1N916 or 1N3064.




**SN75164B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

**PARAMETER MEASUREMENT INFORMATION**




LOAD CIRCUIT



LOAD CIRCUIT

4


Line Drivers/Receivers



**FIGURE 4. BUS ENABLE AND  
DISABLE TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 1\text{ MHz}$ ,  $50\%$  duty cycle,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $Z_{out} = 50\ \Omega$ .



**FIGURE 5. TERMINAL ENABLE  
AND DISABLE TIMES**

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

# SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## TYPICAL CHARACTERISTICS

4  
Line Drivers/Receivers

BUS HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




FIGURE 9

BUS LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




FIGURE 10

BUS OUTPUT VOLTAGE  
vs  
TERMINAL INPUT VOLTAGE




FIGURE 11

BUS CURRENT  
vs  
BUS VOLTAGE




FIGURE 12

# SN75172

## QUADRUPLE DIFFERENTIAL LINE DRIVER

D2596, OCTOBER 1980—REVISED SEPTEMBER 1986

- Meets EIA Standards RS-422-A and RS-485
- Meets CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High and Active-Low Enables
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with AM26LS31


### description

The SN75172 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device is optimized for balanced multipoint bus transmission at rates of up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.

The SN75172 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75172 is characterized for operation from 0°C to 70°C.


### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### J OR N DUAL-IN-LINE PACKAGE

(TOP VIEW)



ENABLE G      14      13      12      11      10      9      8      GND

1A      1      16      VCC  
1Y      2      15      4A  
1Z      3      14      4Y  
ENABLE G      4      13      4Z  
2Z      5      12      ENABLE Ḡ  
2Y      6      11      3Z  
2A      7      10      3Y  
GND      8      9      3A

### FUNCTION TABLE (EACH DRIVER)


INPUT	ENABLES		OUTPUTS		
	A	G	Ḡ	Y	Z
H	H	X		H	L
L	H	X		L	H
H	X	L		H	L
L	X	L		L	H
X	L	H		Z	Z

H = high level, L = low level

X = irrelevant, Z = high impedance (off)

# SN75172 QUADRUPLE DIFFERENTIAL LINE DRIVER


logic diagram (positive logic)



4

Line Drivers/Receivers

schematics of inputs and outputs



**SN75172**

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)**

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75172 chips are alloy mounted.

#### **recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
Common-mode output voltage, $V_{OC}$			-7 to 12	V
High-level output current, $I_{OH}$			-60	mA
Low-level output current, $I_{OL}$			60	mA
Operating free-air temperature, $T_A$	0	70		°C

# SN75172

## QUADRUPLE DIFFERENTIAL LINE DRIVER

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{IK}$ Input clamp voltage	$I_i = -18 \text{ mA}$			-1.5	V
$V_O$ Output voltage	$I_O = 0$	0		6	V
$ V_{OD1} $ Differential output voltage	$I_O = 0$	1.5		6	V
$ V_{OD2} $ Differential output voltage	$R_L = 100 \Omega$ , See Figure 1	$\frac{1}{2} V_{OD1}$ 2			V
	$R_L = 54 \Omega$ , See Figure 1	1.5	2.5	5	V
$V_{OD3}$ Differential output voltage	See Note 3	1.5		5	V
$\Delta V_{OD} $ Change in magnitude of differential output voltage‡			$\pm 0.2$		V
$V_{OC}$ Common-mode output voltage§	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1		$+3$ $-1$		V
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage‡			$\pm 0.2$		V
$I_O$ Output current with power off	$V_{CC} = 0$ , $V_O = -7 \text{ V}$ to $12 \text{ V}$			$\pm 100$	$\mu\text{A}$
$I_{OZ}$ High-impedance-state output current	$V_O = -7 \text{ V}$ to $12 \text{ V}$			$\pm 100$	$\mu\text{A}$
$I_{IH}$ High-level input current	$V_I = 2.7 \text{ V}$			20	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_I = 0.5 \text{ V}$			-360	$\mu\text{A}$
	$V_O = -7 \text{ V}$			-180	
$I_{OS}$ Short-circuit output current	$V_O = V_{CC}$			180	
	$V_O = 12 \text{ V}$			500	
$I_{CC}$ Supply current (all drivers)	No load	Outputs enabled Outputs disabled	38 18	60 40	mA

† All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

‡  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

§ In EIA Standard RS-422-A,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .  
NOTE 3: See EIA Standard RS-485 Figure 3-5, Test Termination Measurement 2.

### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
$V_O$	$V_{oa}, V_{ob}$	$V_{oa}, V_{ob}$
$ V_{OD1} $	$V_o$	$V_o$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test Termination Measurement 2)
$\Delta V_{OD} $	$   V_t  -  \bar{V}_t   $	$   V_t  -  \bar{V}_t   $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$  V_{os} - \bar{V}_{os}  $	$  V_{os} - \bar{V}_{os}  $
$I_{OS}$	$ I_{sal}, I_{sb} $	
$I_O$	$ I_{xa}, I_{xb} $	$I_{ia}, I_{ib}$

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DD}$ Differential-output delay time	$R_L = 54 \Omega$ , See Figure 2	45	65	ns	
$t_{TD}$ Differential-output transition time					
$t_{PZH}$ Output enable time to high level	$R_L = 110 \Omega$ , See Figure 3	80	120	ns	
$t_{PZL}$ Output enable time to low level					
$t_{PHZ}$ Output disable time from high level	$R_L = 110 \Omega$ , See Figure 4	45	80	ns	
$t_{PLZ}$ Output disable time from low level					
$t_{PLZ}$ Output disable time from low level	$R_L = 110 \Omega$ , See Figure 4	78	115	ns	
$t_{PLZ}$ Output disable time from low level	$R_L = 110 \Omega$ , See Figure 4	1.8	30	ns	

### PART NUMBER MEASUREMENT INFORMATION




FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES






FIGURE 2. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle = 50%,  $Z_0 = 50 \Omega$ .

B.  $C_L$  includes probe and stray capacitance.

# SN75172 QUADRUPLE DIFFERENTIAL LINE DRIVER

## PARAMETER MEASUREMENT INFORMATION



4

## Line Drivers/Receivers

FIGURE 3.  $t_{PZH}$  AND  $t_{PHZ}$




FIGURE 4.  $t_{PZL}$  AND  $t_{PLZ}$

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle = 50%,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  include probe and jig capacitance.  
 C. To test the active-low enable  $\bar{G}$ , ground G and apply an inverted waveform to  $\bar{G}$ .

## TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




FIGURE 5

LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




FIGURE 6

DIFFERENTIAL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 7

OUTPUT CURRENT  
vs  
OUTPUT VOLTAGE




FIGURE 8

# SN75172 QUADRUPLE DIFFERENTIAL LINE DRIVER

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS




FIGURE 9





FIGURE 10

## TYPICAL APPLICATION



NOTE A: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 11

# SN75173

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

D2600, OCTOBER 1980—SEPTEMBER 1986


- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range . . . -12 to 12 V
- Input Sensitivity . . .  $\pm 200$  mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- Operates from Single 5-Volt Supply
- Low Power Requirements
- Plug-In Replacement for AM26LS32

### description


The SN75173 is a monolithic quadruple differential line receiver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  millivolts over a common-mode input voltage range of -12 to 12 volts. The SN75173 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN75173 is characterized for operation from 0°C to 70°C.


D, J, OR N  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)



logic symbol



logic diagram (positive logic)



# SN75173

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL A-B	ENABLES		OUTPUT Y
	G	$\bar{G}$	
$V_{ID} \geq 0.2 \text{ V}$	H	X	H
	X	L	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	X	?
	X	L	?
$V_{ID} \leq -0.2 \text{ V}$	H	X	L
	X	L	L
X	L	H	Z

H = high level

L = low level


X = irrelevant

? = indeterminate

Z = high-impedance (off)

## 4

### schematics of inputs and outputs



SN75173  
QUADRUPLE DIFFERENTIAL LINE RECEIVER

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage, A or B inputs . . . . .	$\pm 25$ V
Differential input voltage (see Note 2) . . . . .	$\pm 25$ V
Enable input voltage . . . . .	7 V
Low-level output current . . . . .	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D Package . . . . .	950 mW
J Package . . . . .	1025 mW
N Package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.  
 In the J package, SN75173 chips are glass mounted.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$			$\pm 12$	V
Differential input voltage, $V_{ID}$			$\pm 12$	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-400	$\mu$ A
Low-level output current, $I_{OL}$			16	mA
Operating free-air temperature, $T_A$	0	70		°C

# SN75173

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

4

Line Drivers/Receivers

**electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>TH</sub>	Differential-input high-threshold voltage V <sub>O</sub> = 2.7 V, I <sub>O</sub> = -0.4 mA		0.2		V
V <sub>TL</sub>	Differential-input low-threshold voltage V <sub>O</sub> = 0.5 V, I <sub>O</sub> = 16 mA	-0.2 <sup>‡</sup>			V
V <sub>hys</sub>	Hysteresis <sup>§</sup>		50		mV
V <sub>IK</sub>	Enable-input clamp voltage I <sub>I</sub> = -18 mA		-1.5		V
V <sub>OH</sub>	High-level output voltage V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -400 $\mu$ A	2.7			V
V <sub>OL</sub>	Low-level output voltage V <sub>ID</sub> = -200 mV,	I <sub>OL</sub> = 8 mA	0.45		V
		I <sub>OL</sub> = 16 mA	0.5		
I <sub>OZ</sub>	High-impedance-state output current V <sub>O</sub> = 0.4 V to 2.4 V		$\pm$ 20		$\mu$ A
I <sub>I</sub>	Line input current Other input at 0 V, See Note 4	V <sub>I</sub> = 12 V V <sub>I</sub> = -7 V	1	-0.8	$\mu$ A
I <sub>IH</sub>	High-level enable-input current V <sub>IH</sub> = 2.7 V		20		$\mu$ A
I <sub>IL</sub>	Low-level enable-input current V <sub>IL</sub> = 0.4 V		-100		$\mu$ A
r <sub>i</sub>	Input resistance		12		k $\Omega$
I <sub>OS</sub>	Short-circuit output current <sup>¶</sup>		-15	-85	$\mu$ A
I <sub>CC</sub>	Supply current Outputs disabled		70		$\mu$ A

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage, V<sub>TP+</sub>, and the negative-going input threshold voltage, V<sub>TP-</sub>. See Figure 4.

<sup>¶</sup>Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.  
NOTE 4: Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.



### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>L</sub> = 15 pF,	20	35		ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output See Figure 1	22	35		ns
t <sub>PZH</sub>	Output enable time to high level C <sub>L</sub> = 15 pF,	17	22		ns
t <sub>PZL</sub>	Output enable time to low level C <sub>L</sub> = 15 pF,	20	25		ns
t <sub>PHZ</sub>	Output disable time from high level C <sub>L</sub> = 5 pF,	21	30		ns
t <sub>PLZ</sub>	Output disable time from low level C <sub>L</sub> = 5 pF,	30	40		ns



# SN75173

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

### PARAMETER MEASUREMENT INFORMATION



**FIGURE 1. tPLH, tPHL**



**FIGURE 2. tPHZ, tPZH**


- NOTES:**
- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

# SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVER


4

Line Drivers/Receivers

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 3.  $t_{PZL}$ ,  $t_{PLZ}$


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.  
 D. To test the active-low enable  $\bar{G}$ , ground  $G$  and apply an inverted input waveform to  $\bar{G}$ .

## TYPICAL CHARACTERISTICS



$V_{ID}$ —Differential Input Voltage—mV

FIGURE 4



$I_{OH}$ —High-Level Output Current—mA

FIGURE 5

## TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE




FIGURE 6

LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




FIGURE 7

LOW-LEVEL OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE




FIGURE 8

OUTPUT VOLTAGE  
vs  
ENABLE G VOLTAGE




FIGURE 9

# SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVER

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS




FIGURE 10





FIGURE 11

## TYPICAL APPLICATION



NOTE 4: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.


# SN75174

## QUADRUPLE DIFFERENTIAL LINE DRIVER

D2601, OCTOBER 1980—REVISED OCTOBER 1986

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High Enable
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with MC3487

**J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)**



**FUNCTION TABLE (EACH DRIVER)**

INPUT	ENABLE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

H = TTL high level,  
L = TTL low level,  
X = irrelevant,  
Z = High impedance (off)


### description

The SN75174 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device is optimized for balanced multipoint bus transmission at rates up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.


The SN75174 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75174 is characterized for operation from 0°C to 70°C.

### logic symbol<sup>†</sup>



### logic diagram, each driver (positive logic)




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75174

## QUADRUPLE DIFFERENTIAL LINE DRIVER

### schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
J package . . . . .	1375 mW
N package . . . . .	1625 mW
Operating free-air temperature . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to the network terminal.

2. For operation above 25°C free-air temperature, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C and the N package to 1040 mW at 70°C at the rate of 13.0 mW/°C.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$	2			V
Low-Level input voltage, $V_{IL}$		0.8		V
Common-mode output voltage, $V_{OC}$			-7 to 12	V
High-level output current, $I_{OH}$			-60	mA
Low-level output current, $I_{OL}$			60	mA
Operating free-air temperature, $T_A$	0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = -33 mA	V <sub>IL</sub> = 0.8 V,		3.7	V
V <sub>OL</sub>	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 33 mA	V <sub>IL</sub> = 0.8 V,		1.1	V
V <sub>O</sub>	I <sub>O</sub> = 0		0	6	V
V <sub>OD1</sub>	I <sub>O</sub> = 0		1.5	6	V
V <sub>OD2</sub>	R <sub>L</sub> = 100 Ω, See Figure 1		½ V <sub>OD1</sub>		V
	R <sub>L</sub> = 54 Ω, See Figure 1		2		
V <sub>OD3</sub>	See Note 3		1.5	5	V
Δ V <sub>OD1</sub>	Change in magnitude of differential output voltage‡			±0.2	V
V <sub>OC</sub>	R <sub>L</sub> = 54 Ω or 100 Ω, See Figure 1		+3		V
Δ V <sub>OC1</sub>	Change in magnitude of common mode output voltage‡		-1		
I <sub>O</sub>	V <sub>CC</sub> = 0, V <sub>O</sub> = -7 V to 12 V		±100		μA
I <sub>OZ</sub>	V <sub>O</sub> = -7 V to 12 V		±100		μA
I <sub>IH</sub>	V <sub>I</sub> = 2.7 V		20		μA
I <sub>IL</sub>	V <sub>I</sub> = 0.5 V		-360		μA
I <sub>OS</sub>	V <sub>O</sub> = -7 V		-250		
	V <sub>O</sub> = V <sub>CC</sub>		180		
	V <sub>O</sub> = 12 V		500		
I <sub>CC</sub>	No load	Outputs enabled	38	60	
		Outputs disabled	18	40	mA

† All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

‡ Δ|V<sub>OD1</sub>| and Δ|V<sub>OC1</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DD</sub>		45	65		ns
t <sub>TD</sub>	R <sub>L</sub> = 54 Ω, See Figure 2	80	120		ns
t <sub>PZH</sub>	R <sub>L</sub> = 110 Ω, See Figure 3	80	120		ns
t <sub>PZL</sub>	R <sub>L</sub> = 110 Ω, See Figure 4	55	80		ns
t <sub>PHZ</sub>	R <sub>L</sub> = 110 Ω, See Figure 3	75	115		ns
t <sub>PLZ</sub>	R <sub>L</sub> = 110 Ω, See Figure 4	18	30		ns

# SN75174

## QUADRUPLE DIFFERENTIAL LINE DRIVER

4

Line Drivers/Receivers

### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
$V_O$	$V_{oa}, V_{ob}$	$V_{oa}, V_{ob}$
$ V_{OD1} $	$V_o$	$V_o$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test Termination Measurement 2)
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$ I_{sa} ,  I_{sb} $	
$I_O$	$ I_{xa} ,  I_{xb} $	$I_{ia}, I_{ib}$

### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 1$  MHz, duty cycle = 50%,  $Z_0 = 50 \Omega$ .  
 B.  $C_L$  includes probe and stray capacitance.

FIGURE 2. DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

## PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 3. tpZH AND tpHZ



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 4. tpZL AND tpPLZ

4

Line Drivers/Receivers

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle = 50%, t<sub>r</sub> ≤ 5 ns, t<sub>f</sub> ≤ 5 ns, Z<sub>0</sub> = 50 Ω.

B. C<sub>L</sub> includes probe and stray capacitance.

**SN75174**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**

4

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS**

HIGH-LEVEL OUTPUT VOLTAGE

vs

HIGH-LEVEL OUTPUT CURRENT




FIGURE 5

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT




FIGURE 6

DIFFERENTIAL OUTPUT VOLTAGE

vs

OUTPUT CURRENT




FIGURE 7

OUTPUT CURRENT

vs

OUTPUT VOLTAGE




FIGURE 8

# SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT  
vs  
SUPPLY VOLTAGE




FIGURE 9

SUPPLY CURRENT  
vs  
SUPPLY VOLTAGE





FIGURE 10

## TYPICAL APPLICATION



NOTE: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 11

# 4

## Line Drivers/Receivers

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

D2602, OCTOBER 1980—REVISED SEPTEMBER 1986

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range —12 V to 12 V
- Input Sensitivity . . .  $\pm 200$  mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- Operates from Single 5-Volt Supply
- Low Power Requirements
- Plug-in Replacement for MC3486

**description**

The SN75175 is a monolithic quadruple differential line receiver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable.

The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  millivolts over a common-mode input voltage range of  $\pm 12$  volts. The SN75175 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.



The SN75175 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE (EACH RECEIVER)**



DIFFERENTIAL INPUTS A — B	ENABLE	OUTPUT Y
$V_{ID} \geq 0.2$ V	H	H
$-0.2 < V_{ID} < 0.2$ V	H	?
$V_{ID} \geq -0.2$ V	H	L
X	L	Z

H = high level, L = low level, ? = indeterminate;  
X = irrelevant, Z = high impedance (off)

D, J, OR N  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)


logic symbol<sup>†</sup>

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**

# SN75175 QUADRUPLE DIFFERENTIAL LINE RECEIVER

## schematics of inputs and outputs



4

Line Drivers/Receivers

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage, A or B inputs . . . . .	± 25 V
Differential input voltage (see Note 2) . . . . .	± 25 V
Enable input voltage . . . . .	7 V
Low-level output current . . . . .	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	-300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	-260°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75175 chips are glass mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$			±12	V
Differential input voltage, $V_{ID}$			±12	V
High-level enable input voltage, $V_{IH}$	2			V
Low-level enable input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-400	μA
Low-level output current, $I_{OL}$			16	mA
Operating free-air temperature, $T_A$	0	70		°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{TH}$	Differential-input high-threshold voltage $V_O = 2.7 \text{ V}, I_O = -0.4 \text{ mA}$		0.2		V
$V_{TL}$	Differential-input low-threshold voltage $V_O = 0.5 \text{ V}, I_O = 16 \text{ mA}$	-0.2 <sup>‡</sup>			V
$V_{HYS}$	Hysteresis <sup>§</sup>		50		mV
$V_{IK}$	Enable-input clamp voltage $I_I = -18 \text{ mA}$		-1.5		V
$V_{OH}$	High-level output voltage $V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A}$ , See Figure 1	2.7			V
$V_{OL}$	Low-level output voltage $V_{ID} = -200 \text{ mV}$ , See Figure 1	$I_{OL} = 8 \text{ mA}$ $I_{OL} = 16 \text{ mA}$	0.45 0.5		V
$I_{OZ}$	High-impedance-state output current $V_O = 0.4 \text{ V to } 2.4 \text{ V}$		±20		μA
$I_I$	Line input current Other input at 0 V, See Note 4	$V_I = 12 \text{ V}$ $V_I = -7 \text{ V}$	1 -0.8		mA
$I_{IH}$	High-level enable-input current $V_{IH} = 2.7 \text{ V}$		20		μA
$I_{IL}$	Low-level enable-input current $V_{IL} = 0.4 \text{ V}$		-100		μA
$r_I$	Input resistance		12		kΩ
$I_{OS}$	Short-circuit output current <sup>¶</sup>		-15	-85	mA
$I_{CC}$	Supply current Outputs disabled		70		mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 4.

<sup>¶</sup>Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 4: Refer to EIA standards RS-422-A, RS-423-A, and RS-485 for exact conditions.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	22	35		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	25	35		ns
$t_{PZH}$	Output enable time to high level	13	30		ns
$t_{PZL}$	Output enable time to low level	19	30		ns
$t_{PHZ}$	Output disable time from high level	26	35		ns
$t_{PLZ}$	Output disable time from low level	25	35		ns

# SN75175

## QUADRUPLE DIFFERENTIAL LINE RECEIVER

4

Line Drivers/Receivers

### PARAMETER MEASUREMENT INFORMATION






FIGURE 1.  $V_{OH}$ ,  $V_{OL}$



TEST CIRCUIT




VOLTAGE WAVEFORMS





FIGURE 2. PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , duty cycle = 50%,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and stray capacitance.

## PARAMETER MEASUREMENT INFORMATION



## TEST CIRCUIT



## VOLTAGE WAVEFORMS

FIGURE 3. ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_f \leq 6$  ns,  $t_r \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

B.  $C_L$  includes probe and stray capacitance.

C. All diodes are 1N916 or equivalent.

# SN75175 QUADRUPLE DIFFERENTIAL LINE RECEIVER

## TYPICAL CHARACTERISTICS




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

**TYPICAL CHARACTERISTICS**

**LOW-LEVEL OUTPUT VOLTAGE**

vs

FREE-AIR TEMPERATURE




FIGURE 8

**OUTPUT VOLTAGE**

vs

ENABLE VOLTAGE




FIGURE 9

**OUTPUT VOLTAGE**

vs

ENABLE VOLTAGE




FIGURE 10

**SUPPLY CURRENT (ALL RECEIVERS)**

vs

SUPPLY VOLTAGE




FIGURE 11

# **SN75175**

## **QUADRUPLE DIFFERENTIAL LINE RECEIVER**

4

## Line Drivers/Receivers





FIGURE 12

#### TYPICAL APPLICATION



### FIGURE 13

**NOTE:** The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.


D2619, JULY 1985—REVISED OCTOBER 1986

- Bidirectional Transceiver
- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . .  $\pm 60$  mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . .  $12\text{ k}\Omega$  Min
- Receiver Input Sensitivity . . .  $\pm 200$  mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-Volt Supply
- Low Power Requirements

**description**

The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standard RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a three-state differential line driver and a differential input line receiver both of which operate from a single 5-volt power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$  volts. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

D, JG, OR P PACKAGE  
(TOP VIEW)


FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z


FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A - B	RE	R
$V_{ID} \geq 0.2$ V	L	H
$-0.2 < V_{ID} < 0.2$ V	L	?
$V_{ID} \leq -0.2$ V	L	L
X	H	Z

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

**logic symbol†**

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**

The driver is designed to handle loads up to 60 milliamperes of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ, an input sensitivity of  $\pm 200$  millivolts, and a typical input hysteresis of 50 millivolts.

The SN65176B and SN75176B can be used in transmission line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.


The SN65176B is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  and the SN75176B is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**schematics of inputs and outputs**

**4**

**Line Drivers/Receivers**

**ADVANCE INFORMATION**



## **ADVANCE INFORMATION**

## **SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.  
2. For operation above 25°C free-air temperature, refer to Dissipation Derating Table. In the JG package, the chips are glass mounted.

## DISSIPATION DERATING TABLE

PACKAGE	TA = 25°C	DERATING FACTOR	TA = 70°C	TA = 85°C
	POWER RATING	ABOVE TA = 25°C	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
JG	825 mW	6.6 mW/°C	528 mW	429 mW
P	1100 mW	8.8 mW/°C	702 mW	570 mW

#### **recommended operating conditions**

		MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>			12		V
			-7		
High-level input voltage, V <sub>IH</sub>		D, DE, and RE	2		V
Low-level input voltage, V <sub>IL</sub>		D, DE, and RE		0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 3)				±12	V
High-level output current, I <sub>OH</sub>		Driver		-60	mA
		Receiver		-400	µA
Low-level output current, I <sub>OL</sub>		Driver		60	
		Receiver		8	mA
Operating free-air temperature, T <sub>A</sub>	SN65176B		-40	85	°C
	SN75176B		0	70	

**NOTE 3:** Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

### DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IK</sub> Input clamp voltage	I <sub>I</sub> = -18 mA			-1.5	V
V <sub>O</sub> Output voltage	I <sub>O</sub> = 0	0	6	6	V
V <sub>OD1</sub>   Differential output voltage	I <sub>O</sub> = 0	1.5	6	6	V
V <sub>OD2</sub>   Differential output voltage	R <sub>L</sub> = 100 Ω, See Figure 1	$\frac{1}{2} V_{OD1}$			
	R <sub>L</sub> = 54 Ω, See Figure 1	2	2.5	5	V
V <sub>OD3</sub> Differential output voltage	See Note 4	1.5	5	5	V
Δ V <sub>OD</sub>   Change in magnitude of differential output voltage <sup>§</sup>			±0.2		V
V <sub>OC</sub> Common-mode output voltage	R <sub>L</sub> = 54 Ω or 100 Ω, See Figure 1	$\frac{1}{2} V_{OD1}$		+3	V
Δ V <sub>OC</sub>   Change in magnitude of common-mode output voltage <sup>§</sup>		$\frac{1}{2} V_{OD1}$		-1	V
I <sub>O</sub> Output current	Output disabled, See Note 5	V <sub>O</sub> = 12 V	1		mA
		V <sub>O</sub> = -7 V	-0.8		
I <sub>IH</sub> High-level input current	V <sub>I</sub> = 2.4 V		20		μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0.4 V		-400		μA
I <sub>OS</sub> Short-circuit output current	V <sub>O</sub> = -7 V		-250		
	V <sub>O</sub> = 0		-150		
	V <sub>O</sub> = V <sub>CC</sub>		250		
I <sub>CC</sub> Supply current (total package)	No load	V <sub>O</sub> = 12 V	250		
		Outputs enabled	42	55	mA
		Outputs disabled	26	35	

<sup>†</sup>The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>§</sup>Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub> respectively, that occur when the input is changed from a high level to a low level.

NOTES: 4. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

5. This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

### driver switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DD</sub> Differential-output delay time	R <sub>L</sub> = 54 Ω, See Figure 3	15	22	ns	
t <sub>TD</sub> Differential-output transition time		20	30	ns	
t <sub>PZH</sub> Output enable time to high level	R <sub>L</sub> = 110 Ω, See Figure 4	85	120	ns	
t <sub>PZL</sub> Output enable time to low level	R <sub>L</sub> = 110 Ω, See Figure 5	40	60	ns	
t <sub>PHZ</sub> Output disable time from high level	R <sub>L</sub> = 110 Ω, See Figure 4	150	250	ns	
t <sub>PPLZ</sub> Output disable time from low level	R <sub>L</sub> = 110 Ω, See Figure 5	20	30	ns	

## SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
$V_O$	$V_{Oa}, V_{Ob}$	$V_{Oa}, V_{Ob}$
$ V_{OD1} $	$V_O$	$V_O$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test Termination Measurement 2)
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t -  \bar{V}_t  $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$  I_{sa} ,  I_{sb} $	
$I_O$	$  I_{xa} ,  I_{xb} $	$I_{ia}, I_{ib}$

## RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{TH}$ Differential-input high-threshold voltage	$V_O = 2.7 \text{ V}$ ,	$I_O = -0.4 \text{ mA}$		0.2		V
$V_{TL}$ Differential-input low-threshold voltage	$V_O = 0.5 \text{ V}$ ,	$I_O = 8 \text{ mA}$	-0.2 <sup>‡</sup>			V
$V_{hys}$ Hysteresis <sup>§</sup>				50		mV
$V_{IK}$ Enable-input clamp voltage	$I_I = -18 \text{ mA}$			-1.5		V
$V_{OH}$ High-level output voltage	$V_{ID} = -200 \text{ mV}$ ,	$I_{OH} = -400 \mu\text{A}$ , See Figure 2	2.7			V
$V_{OL}$ Low-level output voltage	$V_{ID} = -200 \text{ mV}$ ,	$I_{OL} = 8 \text{ mA}$ , See Figure 2		0.45		V
$I_{OZ}$ High-impedance-state output current	$V_O = 0.4 \text{ V}$ to $2.4 \text{ V}$			$\pm 20$		$\mu\text{A}$
$I_I$ Line input current	Other input = 0 V,	$V_I = 12 \text{ V}$ See Note 6		1		$\text{mA}$
		$V_I = -7 \text{ V}$		-0.8		
$I_{IH}$ High-level enable-input current	$V_{IH} = 2.7 \text{ V}$			20		$\mu\text{A}$
$I_{IL}$ Low-level enable-input current	$V_{IL} = 0.4 \text{ V}$			-100		$\mu\text{A}$
$r_i$ Input resistance			12			$\text{k}\Omega$
$I_{OS}$ Short-circuit output current			-15	-85		$\text{mA}$
$I_{CC}$ Supply current (total package)	No load	Outputs enabled Outputs disabled	42 26	55 35		$\text{mA}$

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 4.


NOTE 6: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

receiver switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 


PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$V_{ID} = 0 \text{ V}$ to $3 \text{ V}$ ,	$C_L = 15 \text{ pF}$ , See Figure 6		21	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				23	35	ns
$t_{PZH}$ Output enable time to high level				10	20	ns
$t_{PZL}$ Output enable time to low level				12	20	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 15 \text{ pF}$ , See Figure 7			20	35	ns
$t_{PLZ}$ Output disable time from low level				17	25	ns




**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. DRIVER  $V_{OD2}$  AND  $V_{OC}$**





**FIGURE 2. RECEIVER  $V_{OH}$  AND  $V_{OL}$**




**TEST CIRCUIT**


**FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES**




**TEST CIRCUIT**



**FIGURE 4. DRIVER ENABLE AND DISABLE TIMES**



**TEST CIRCUIT**



**FIGURE 5. DRIVER ENABLE AND DISABLE TIMES**

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

B.  $C_L$  includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION





FIGURE 6. RECEIVER PROPAGATION DELAY TIMES








FIGURE 7. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\ \text{MHz}$ , 50% duty cycle,  $t_r \leq 6\ \text{ns}$ ,  $t_f \leq 6\ \text{ns}$ ,  $Z_{out} = 50\ \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.


**TYPICAL CHARACTERISTICS**



**FIGURE 8**




**FIGURE 9**




**FIGURE 10**


**TYPICAL CHARACTERISTICS**




**FIGURE 11**



**FIGURE 12**



**FIGURE 13**



**FIGURE 14**

**4**

**Line Drivers/Receivers**

**ADVANCE INFORMATION**

**TYPICAL CHARACTERISTICS**




FIGURE 15




FIGURE 16

**TYPICAL APPLICATION**




FIGURE 17. TYPICAL APPLICATION CIRCUIT

NOTE 7: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

# ADVANCE INFORMATION

# SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

D2606, JULY 1985

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Bus Voltage Range . . . -7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-Volt Supply
- Low Power Requirements

## description

The SN75177B and SN75178B differential bus repeaters are monolithic integrated devices each designed for one-way data communication on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. Each device is designed to improve the performance of the data communication over long bus lines. The SN75177B and SN75178B are identical except for the complementary enable inputs, which allow the devices to be used in pairs for bidirectional communication.

The SN75177B and SN75178B feature positive- and negative-current limiting three-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 millivolts over a common-mode input voltage range of -7 volts to 12 volts. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The driver is designed to drive current loads up to 60 milliamperes maximum.


The SN75177B and SN75178B are designed for optimum performance when used on transmission buses employing the SN75172 and SN75174 differential line drivers, SN75173 and SN75175 differential line receivers, or SN75176B bus transceivers.

4


Line Drivers/Receivers

ADVANCE INFORMATION

SN75177B . . . D, JG, OR P  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)



SN75178B . . . D, JG, OR P  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)



SN75177B FUNCTION TABLE



DIFFERENTIAL INPUTS A-B	ENABLE EN	OUTPUTS		
		T	Y	Z
$V_{ID} \geq 0.2 \text{ V}$	H	H	H	L
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	?	?	?
$V_{ID} \leq -0.2 \text{ V}$	H	L	L	H
X	L	Z	Z	Z

SN75178B FUNCTION TABLE



DIFFERENTIAL INPUTS A-B	ENABLE EN	OUTPUTS		
		T	Y	Z
$V_{ID} \geq 0.2 \text{ V}$	L	H	H	L
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	L	?	?	?
$V_{ID} \leq -0.2 \text{ V}$	L	L	L	H
X	H	Z	Z	Z

H = high level, L = low level, ? = indeterminate,  
X = irrelevant, Z = impedance (off)

**logic symbols<sup>†</sup>**





**logic diagrams (positive logic)**



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Voltage at any bus terminal . . . . .	-10 V to 15 V
Differential input voltage (see Note 2) . . . . .	±25 V
Enable input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package . . . . .	725 mW
JG package . . . . .	825 mW
P package . . . . .	1000 mW
Operating free-air temperature range . . . . .	0°C to 70°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C.

In the JG package, SN75177B and SN75178B chips are glass mounted.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	EN or $\bar{E}N$	2			V
Low-level input voltage, V <sub>IL</sub>	EN or $\bar{E}N$			0.8	V
Common-mode input voltage, V <sub>IC</sub>		-7 <sup>†</sup>		12	V
Differential input voltage, V <sub>ID</sub>				±12	V
High-level output current, I <sub>OH</sub>	Driver			-60	mA
	Receiver			-400	µA
Low-level output current, I <sub>OL</sub>	Driver			60	
	Receiver			8	mA
Operating free-air temperature, T <sub>A</sub>		0		70	°C

<sup>†</sup>The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

**DRIVER SECTION**

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub> Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>O</sub> Output voltage	I <sub>O</sub> = 0		0	6	6	V
V <sub>OD1</sub>   Differential output voltage	I <sub>O</sub> = 0		1.5		6	V
V <sub>OD2</sub>   Differential output voltage	$R_L = 100 \Omega$ , See Figure 1		$\frac{1}{2}V_{OD1}$			
	$R_L = 54 \Omega$ , See Figure 1		2			V
V <sub>OD3</sub>   Differential output voltage	See Note 4		1.5	2.5	5	V
$\Delta V_{OD} $ Change in magnitude of differential output voltage <sup>‡</sup>	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1			$\pm 0.2$		V
V <sub>OC</sub> Common-mode output voltage					3	V
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage <sup>‡</sup>				$\pm 0.2$		V
I <sub>O</sub> Output current	$V_{CC} = 0$ , $V_O = -7$ V to 12 V			$\pm 100$		$\mu A$
I <sub>OZ</sub> High-impedance-state output current	$V_O = -7$ V to 12 V			$\pm 100$		$\mu A$
I <sub>IH</sub> High-level input current	$V_I = 2.4$ V,			20		$\mu A$
I <sub>IL</sub> Low-level input current	$V_I = 0.4$ V,			-400		$\mu A$
I <sub>OS</sub> Short-circuit output current	$V_O = -7$ V			-250		mA
	$V_O = V_{CC}$			250		
	$V_O = 12$ V			250		
I <sub>CC</sub> Supply current (total package)	No load	Outputs enabled	57	70		mA
		Outputs disabled	26	35		

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^\circ C$ .

<sup>‡</sup> $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

**driver switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ C$**

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>DD</sub> Differential-output delay time	$R_L = 54 \Omega$ , See Figure 3		15	22		ns
t <sub>TD</sub> Differential-output transition time			20	30		ns
t <sub>PZH</sub> Output enable time to high level	$R_L = 110 \Omega$ , See Figure 4		85	120		ns
t <sub>PZL</sub> Output enable time to low level	$R_L = 110 \Omega$ , See Figure 5		40	60		ns
t <sub>PHZ</sub> Output disable time from high level	$R_L = 110 \Omega$ , See Figure 4		150	250		ns
t <sub>PLZ</sub> Output disable time from low level	$R_L = 110 \Omega$ , See Figure 5		20	30		ns

## SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
$V_O$	$V_{Oa}, V_{Ob}$	$V_{Oa}, V_{Ob}$
$ V_{OD1} $	$V_o$	$V_o$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test termination Measurement 2)
$\Delta V_{OD} $	$   V_t  -  \bar{V}_t   $	$   V_t  -  \bar{V}_t   $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$ I_{sal}, I_{sb} $	
$I_O$	$ I_{xa}, I_{xb} $	$I_{ia}, I_{ib}$

## RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{TH}$	Differential-input high-threshold voltage	$V_O = 2.7 \text{ V}$ , $I_O = -0.4 \text{ mA}$		0.2	V
$V_{TL}$	Differential-input low-threshold voltage	$V_O = 0.5 \text{ V}$ , $I_O = 8 \text{ mA}$	-0.2 <sup>‡</sup>		V
$V_{HYS}$	Hysteresis <sup>§</sup>			50	mV
$V_{IK}$	Enable-input clamp voltage	$I_I = -18 \text{ mA}$		-1.5	V
$V_{OH}$	High-level output voltage	$V_{ID} = 200 \text{ mV}$ , $I_{OH} = -400 \mu\text{A}$ , See Figure 2	2.7		V
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV}$ , $I_{OL} = 8 \text{ mA}$ , See Figure 2		0.45	V
$I_{OZ}$	High-impedance-state output current	$V_O = 0.4 \text{ V}$ to $2.4 \text{ V}$		20	$\mu\text{A}$
$I_I$	Line input current	Other input at 0 V, $V_I = 12 \text{ V}$ See Note 5 $V_I = -7 \text{ V}$		1	mA
$I_{IH}$	High-level enable-input current	$V_{IH} = 2.7 \text{ V}$		20	$\mu\text{A}$
$I_{IL}$	Low-level enable-input current	$V_{IL} = 0.4 \text{ V}$		-100	$\mu\text{A}$
$r_I$	Input resistance			12	$k\Omega$
$I_{OS}$	Short-circuit output current			-15	-85 mA
$I_{CC}$	Supply current (total package)	No load	Outputs enabled Outputs disabled	57 26	70 35 mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 12.


NOTE 5: Refer to EIA Standard RS-422-A for exact conditions.

receiver switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V}$ to $1.5 \text{ V}$ ,		19	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}$ , See Figure 6		30	40 ns
$t_{PZH}$	Output enable time to high level			10	20 ns
$t_{PZL}$	Output enable time to low level	$C_L = 15 \text{ pF}$ , See Figure 7		12	20 ns
$t_{PHZ}$	Output disable time from high level			25	35 ns
$t_{PLZ}$	Output disable time from low level	$C_L = 15 \text{ pF}$ , See Figure 7		17	25 ns



**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1. DRIVER VOD AND VOC**




**FIGURE 2. RECEIVER VOH AND VOL**

**4**



Line Drivers/Receivers

ADVANCE INFORMATION




**TEST CIRCUIT**

**FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES**





**TEST CIRCUIT**




**FIGURE 4. DRIVER ENABLE AND DISABLE TIMES (tPZH, tPHZ)**

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**PARAMETER MEASUREMENT INFORMATION**

**FIGURE 5. DRIVER ENABLE AND DISABLE TIMES ( $t_{PZL}$ ,  $t_{PLZ}$ )**

**FIGURE 6. RECEIVER PROPAGATION DELAY TIMES**

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.


**PARAMETER MEASUREMENT INFORMATION**



**4**

**Line Drivers/Receivers**


**ADVANCE INFORMATION**




**NOTES:** A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\approx$  50%,  $t_r = t_f = 6$  ns.  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N916 or equivalent.

**FIGURE 7. RECEIVER ENABLE AND DISABLE TIMES**


**TYPICAL CHARACTERISTICS**




**FIGURE 8**




**FIGURE 9**




**FIGURE 10**




**FIGURE 11**




**FIGURE 12**



**FIGURE 13**




**FIGURE 14**



**FIGURE 15**

**TYPICAL APPLICATION**



NOTE 6: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

**FIGURE 16. TYPICAL APPLICATION CIRCUIT**

D2845, OCTOBER 1985

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Bus Voltage Range . . . -7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

**description**


The SN75179B driver and bus receiver circuit is a monolithic integrated device designed for balanced transmission line applications and meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. It is designed to improve the performance of full-duplex data communications over long bus lines.

The SN75179B driver outputs provide limiting for both positive and negative currents. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 millivolts over a common-mode input voltage range of -12 volts to 12 volts. The driver provides thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The device is designed to drive current loads of up to 60 milliamperes maximum.

The SN75179B is characterized for operation from 0°C to 70°C.

## D, JG, OR P DUAL-IN-LINE PACKAGE

## (TOP VIEW)



## FUNCTION TABLE (DRIVER)


INPUT	OUTPUTS
D	Y Z
H	H L
L	L H

## FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS	OUTPUT
A - B	R
$V_{ID} \geq 0.2$ V	H
-0.2 V < $V_{ID}$ < 0.2 V	?
$V_{ID} \leq -0.2$ V	L


H = high level, L = low level, ? = indeterminate

## logic symbol†





†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram



schematics of inputs and outputs



**4**

Line Drivers/Receivers

**ADVANCE INFORMATION**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Voltage at any bus terminal . . . . .	-10 V to 15 V
Differential input voltage (see Note 2) . . . . .	$\pm 25\text{ V}$
Continuous total dissipation at (or below) $25^\circ\text{C}$ free-air temperature (see Note 3):	
D Package . . . . .	725 mW
JG Package . . . . .	825 mW
P Package . . . . .	1000 mW
Operating free-air temperature range . . . . .	$0^\circ\text{C}$ to $70^\circ\text{C}$

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above  $25^\circ\text{C}$  free-air temperature, derate the D package to 464 mW at  $70^\circ\text{C}$  at the rate of  $5.8\text{ mW}/^\circ\text{C}$ , the JG package to 528 mW at  $70^\circ\text{C}$  at the rate of  $6.6\text{ mW}/^\circ\text{C}$  and the P package to 640 mW at  $70^\circ\text{C}$  at the rate of  $8.0\text{ mW}/^\circ\text{C}$ . In the JG package SN75179B, chips are glass mounted.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$	Driver	2			V
Low-level input voltage, $V_{IL}$	Driver			0.8	V
Common-mode input voltage, $V_{IC}$		-7 <sup>†</sup>		12	V
Differential input voltage, $V_{ID}$				$\pm 12$	V
High-level output current, $I_{OH}$	Driver			-60	mA
	Receiver			-400	$\mu A$
Low-level output current, $I_{OL}$	Driver			60	mA
	Receiver			8	
Operating free-air temperature, $T_A$		0		70	$^{\circ}C$

<sup>†</sup> The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

## DRIVER SECTION

## driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{IK}$ Input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V	
$V_O$ Output voltage	$I_O = 0$		0	6	V	
$ V_{OD1} $ Differential output voltage	$I_O = 0$	1.5		6	V	
$ V_{OD2} $ Differential output voltage	$R_L = 100 \Omega$ , See Figure 1	$\frac{1}{2}V_{OD1}$			V	
	$R_L = 54 \Omega$ , See Figure 1	2				
$ V_{OD3} $ Differential output voltage	See Note 4	1.5		5	V	
$\Delta V_{OD} $ Change in magnitude of differential output voltage <sup>‡</sup>				$\pm 0.2$	V	
$V_{OC}$ Common-mode output voltage	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1			+3 -1	V	
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage <sup>‡</sup>				$\pm 0.2$	V	
$I_O$ Output current	$V_{CC} = 0$ , $V_O = -7 \text{ V}$ to $12 \text{ V}$			$\pm 100$	$\mu A$	
$I_{IH}$ High-level input current	$V_I = 2.4 \text{ V}$			20	$\mu A$	
$I_{IL}$ Low-level input current	$V_I = 0.4 \text{ V}$			-200	$\mu A$	
$I_{OS}$ Short-circuit output current	$V_O = -7 \text{ V}$			-250		
	$V_O = V_{CC}$ or $12 \text{ V}$			250	mA	
$I_{CC}$ Supply current (total package)	No load			57	70	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485, Figure 3.5, Test Termination Measurement 2.

driver switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DD}$ Differential-output delay time	$R_L = 54 \Omega$ , See Figure 3		15	22	ns
$t_{TD}$ Differential-output transition time			20	30	ns

**SYMBOL EQUIVALENTS**

DATA SHEET PARAMETER	RS-422-A	RS-485
$V_O$	$V_{Oa}, V_{Ob}$	$V_{Oa}, V_{Ob}$
$ V_{OD1} $	$V_o$	$V_o$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test termination Measurement 2)
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$ I_{sa} ,  I_{sb} $	
$I_O$	$ I_{xa} ,  I_{xb} $	$I_{ia}, I_{ib}$

**4**

**RECEIVER SECTION**

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{TH}$ Differential-input high-threshold voltage	$V_O = 2.7 \text{ V}, I_O = -0.4 \text{ mA}$		0.2		V
$V_{TL}$ Differential-input low-threshold voltage	$V_O = 0.5 \text{ V}, I_O = 8 \text{ mA}$	-0.2 <sup>‡</sup>			V
$V_{hys}$ Hysteresis <sup>§</sup>			50		mV
$V_{OH}$ High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A}$ , See Figure 2		2.7		V
$V_{OL}$ Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} = 8 \text{ mA}$ , See Figure 2		0.45		V
$I_I$ Line input current	Other input at 0 V, See Note 5	$V_I = 12 \text{ V}$	1		mA
$r_I$ Input resistance		$V_I = -7 \text{ V}$	-0.8		kΩ
$I_{OS}$ Short-circuit output current			-15	-85	mA
$I_{CC}$ Supply current (total package)	No load	57	70		mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>‡</sup>The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 9.

NOTE 5: Refer to EIA Standard RS-422-A for exact conditions.

**receiver switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		19	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$ See Figure 4		30	40	ns

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER  $V_{OD}$  AND  $V_{OC}$ FIGURE 2. RECEIVER  $V_{OH}$  AND  $V_{OL}$ 

FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES






FIGURE 4. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**TYPICAL CHARACTERISTICS**




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

D1292, OCTOBER 1972—REVISED SEPTEMBER 1986

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- $\pm 15$  V Common-Mode Input Voltage Range
- $\pm 15$  V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use with Dual Differential Drivers SN55183 and SN75183
- Designed to be Interchangeable with National Semiconductor DS7820A and DS8820A


## description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel may be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open-circuited. A strobe input is provided which, when in the low level, disables the receiver and forces the output to a high level.

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75182 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J and N packages.

SN55182 . . . J PACKAGE  
SN75182 . . . D, J OR N PACKAGE

(TOP VIEW)




SN55182 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection.

## logic diagram (positive logic)



# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

schematic (each receiver)



FUNCTION TABLE

STROBE	DIFF INPUT	OUTPUT
L	X	H
H	H	H
H	L	L

H =  $V_I \geq V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max  
 L =  $V_I \leq V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max  
 X = irrelevant

Resistor values shown are nominal and in ohms.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55182	SN75182	UNIT
Supply voltage, $V_{CC1}$ (see Note 1)	8	8	V
Common-mode input voltage	$\pm 20$	$\pm 20$	V
Differential input voltage (see Note 2)	$\pm 20$	$\pm 20$	V
Strobe input voltage	8	8	V
Output sink current	.50	50	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	D package FK package J package N package	950 1375 1375 1150	mW
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C
Case temperature for 60 seconds: FK package	260		°C

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55182 chips are alloy mounted and SN75182 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve. For the D package use the 7.6-mW/°C curve.

SN55182, SN75182  
DUAL DIFFERENTIAL LINE RECEIVERS

**recommended operating conditions**

	SN55182			SN75182			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.5	5	5.5	V
Common-mode input voltage, $V_{IC}$			$\pm 15$			$\pm 15$	V
High-level strobe input voltage, $V_{IH}(\text{strobe})$	2.1		5.5	2.1		5.5	V
Low-level strobe input voltage, $V_{IL}(\text{strobe})$	0		0.9	0		0.9	V
High-level output current, $I_{OH}$			-400			-400	$\mu\text{A}$
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55	125	0	70		70	$^{\circ}\text{C}$

**electrical characteristics over recommended ranges of  $V_{CC}$ ,  $V_{IC}$ , and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{TH}$	Differential input high-threshold voltage	$V_O = 2.5 \text{ V}$ ,	$V_{IC} = -3 \text{ V to } 3 \text{ V}$		0.5		V
		$I_{OH} = -400 \mu\text{A}$	$V_{IC} = -15 \text{ V to } 15 \text{ V}$		1		
$V_{TL}$	Differential input low-threshold voltage	$V_O = 0.4 \text{ V}$ ,	$V_{IC} = -3 \text{ V to } 3 \text{ V}$		-0.5		V
		$I_{OL} = 16 \text{ mA}$ ,	$V_{IC} = -15 \text{ V to } 15 \text{ V}$		-1		
$V_{OH}$	High-level output voltage	$V_{ID} = 1 \text{ V}$ ,	$V_{strobe} = 2.1 \text{ V}$ ,	2.5	4.2	5.5	V
		$I_{OH} = -400 \mu\text{A}$		2.5	4.2	5.5	
$V_{OL}$	Low-level output voltage	$V_{ID} = -1 \text{ V}$ ,	$V_{strobe} = 0.4 \text{ V}$ ,	2.5	4.2	5.5	V
		$I_{OL} = -400 \mu\text{A}$		2.5	4.2	5.5	
$I_I$	Input current	$V_{IC} = -1 \text{ V}$ ,	$V_{strobe} = 2.1 \text{ V}$ ,		0.25	0.4	V
		$I_{OL} = 16 \text{ mA}$					
		$V_{IC} = 15 \text{ V}$			3	4.2	
	Noninverting input	$V_{IC} = 0$			0	-0.5	mA
		$V_{IC} = -15 \text{ V}$			-3	-4.2	
		$V_{IC} = 15 \text{ V}$			5	7	
$I_{SH}$	High-level strobe current	$V_{IC} = 0$	$V_{strobe} = 5.5 \text{ V}$			5	$\mu\text{A}$
	Low-level strobe current		$V_{strobe} = 0$			-1	-1.4
$r_i$	Input resistance	Inverting input		3.6	5		$\text{k}\Omega$
		Noninverting input		1.8	2.5		$\text{k}\Omega$
$R_T$	Line terminating resistance	$T_A = 25^{\circ}\text{C}$		120	170	250	$\Omega$
$I_{OS}$	Short-circuit output current	$V_{CC} = 5.5 \text{ V}$ ,	$V_O = 0$	-2.8	-4.5	-6.7	$\text{mA}$
		$V_{IC} = 15 \text{ V}$ ,	$V_{ID} = -1 \text{ V}$		4.2	6	
$I_{CC}$	Supply current (average per receiver)	$V_{IC} = 0$ ,	$V_{ID} = -0.5 \text{ V}$		6.8	10.2	$\text{mA}$
		$V_{IC} = -15 \text{ V}$ ,	$V_{ID} = -1 \text{ V}$		9.4	14	

<sup>†</sup>Unless otherwise noted,  $V_{strobe} \geq 2.1 \text{ V}$  or open.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $V_{IC} = 0$ , and  $T_A = 25^{\circ}\text{C}$ .



# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS


switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(D)}$ Propagation delay time, low-to-high-level output from differential input		18	40		ns
$t_{PHL(D)}$ Propagation delay time, high-to-low-level output from differential input	$R_L = 400\ \Omega$ , $C_L = 15\text{ pF}$ , See Figure 1	31	45		ns
$t_{PLH(S)}$ Propagation delay time, low-to-high-level output from strobe input		9	30		ns
$t_{PHL(S)}$ Propagation delay time, high-to-low-level output from strobe input		15	25		ns

## PARAMETER MEASUREMENT INFORMATION

4

Line Drivers/Receivers



- NOTES:
- A. The pulse generators have the following characteristics:  $Z_0 = 50\ \Omega$ ,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $t_w = 0.5 \pm 0.1\ \mu\text{s}$ , PRR  $\leq 1\ \text{MHz}$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.

FIGURE 1. PROPAGATION DELAY TIMES

SN55182, SN75182  
DUAL DIFFERENTIAL LINE RECEIVERS

4

Line Drivers/Receivers

TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 2.




FIGURE 3.




FIGURE 4.

<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.

# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8


<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.

# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS


4

Line Drivers/Receivers


## TYPICAL CHARACTERISTICS †




**FIGURE 9**




**FIGURE 10**




**FIGURE 11**



**INPUT PULSE FOR FIGURE 11**



**FIGURE 12**




**FIGURE 13**

† Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.

NOTE 4: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differentially without the output changing from the low to high level.

# SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL APPLICATION DATA



NOTES: A. When the inputs are open-circuited, the output will be high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let       $f = 5 \text{ MHz}$   
 $C = 0.002 \mu\text{F}$

$$Z_C = \frac{1}{2\pi f C} = \frac{1}{2\pi (5 \times 10^6) (0.002 \times 10^{-6})}$$

$$Z_C \approx 16 \Omega$$

B. Use of a capacitor to control response time is optional.

FIGURE 14. TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE

# SN55183, SN75183

## DUAL DIFFERENTIAL LINE DRIVERS

D1292, OCTOBER 1972—REVISED SEPTEMBER 1986

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- Short-Circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs
- Designed for Use with Dual Differential Drivers SN55182 and SN75182
- Designed to be Interchangeable with National Semiconductor DS7830 and DS8830


### description

The SN55183 and SN75183 dual differential line drivers are designed to provide differential output signals with high-current capability for driving balanced lines, such as twisted-pair, at normal line impedances without high power dissipation. These devices may be used as TTL expander/phase splitters, as the output stages are similar to TTL totem-pole outputs.

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55183 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75183 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

### logic diagram (positive logic)



$$\begin{aligned} \text{positive logic: } Y &= \overline{ABCD} \\ Z &= \overline{ABCD} \end{aligned}$$

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1986, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN55183, SN75183  
DUAL DIFFERENTIAL LINE DRIVERS**

schematic (each driver)



Resistor values shown are nominal and in ohms.

# SN55183, SN75183

## DUAL DIFFERENTIAL LINE DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

		SN55183	SN75183	UNIT
Supply voltage, $V_{CC}$ (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Duration of output short-circuit (see Note 2)		1	1	s
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	D package		950	mW
	FK package	1375		
	J package	1375	1025	
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package		300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package			260	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.  
 2. Not more than one output should be shorted to ground at a time.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55183 chips are alloy mounted and SN75183 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve. For the D package, use the 7.6-mW/°C curve.

### recommended operating conditions

		SN55183			SN75183			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			2			V
Low-level input voltage, $V_{IL}$					0.8		0.8	V
High-level output current, $I_{OH}$					-40		-40	mA
Low-level output current, $I_{OL}$					40		40	mA
Operating free-air temperature, $T_A$		-55	125	0	0	70	70	°C

**electrical characteristics over recommended ranges of  $V_{CC}$  and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
$V_{OH}$	High-level output voltage	Y (AND) OUTPUT	$V_{IH} = 2\text{ V}$ ,	$I_{OH} = -0.8\text{ mA}$	2.4		V	
			$V_{IH} = 2\text{ V}$ ,	$I_{OH} = -40\text{ mA}$	1.8	3.3		
$V_{OL}$	Low-level output voltage	Z (NAND) OUTPUT	$V_{IL} = 0.8\text{ V}$ ,	$I_{OL} = 32\text{ mA}$	0.2		V	
			$V_{IL} = 0.8\text{ V}$ ,	$I_{OL} = 40\text{ mA}$	0.22	0.4		
$V_{OH}$	High-level output voltage	Z (NAND) OUTPUT	$V_{IL} = 0.8\text{ V}$ ,	$I_{OH} = -0.8\text{ mA}$	2.4		V	
			$V_{IL} = 0.8\text{ V}$ ,	$I_{OH} = -40\text{ mA}$	1.8	3.3		
$V_{OL}$	Low-leval output voltage		$V_{IH} = 2\text{ V}$ ,	$I_{OL} = 32\text{ mA}$	0.2		V	
			$V_{IH} = 2\text{ V}$ ,	$I_{OL} = 40\text{ mA}$	0.22	0.4		
$I_{IH}$	High-level input current		$V_{IH} = 2.4\text{ V}$			120	µA	
$I_I$	Input current at maximum input voltage		$V_{IH} = 5.5\text{ V}$			2	mA	
$I_{IL}$	Low-level input current		$V_{IL} = 0.4\text{ V}$			-4.8	mA	
$I_{OS}$	Short-circuit output current†		$V_{CC} = 5\text{ V}$ ,	$T_A = 125^\circ\text{C}$	-40	-100	-120	mA
$I_{CC}$	Supply current (average per driver)		$V_{CC} = 5\text{ V}$ ,	All inputs at 5 V, No load		10	18	mA

†All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡Not more than one output should be shorted to ground at a time and duration of the short-circuit should not exceed one second.

# SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level Y output	AND gates	$C_L = 15 \text{ pF}$ , See Figure 1(a)		8	12	ns
$t_{PHL}$ Propagation delay time, high-to-low-level Y output				12	18	ns
$t_{PLH}$ Propagation delay time, low-to-high-level Z output	NAND gates			6	12	ns
$t_{PHL}$ Propagation delay time, high-to-low-level Z output				6	8	ns
$t_{PLH}$ Propagation delay time, low-to-high-level differential output	Y output with respect to Z output	$Z_L = 100 \Omega$ in series with $5000 \text{ pF}$ , See Figure 1(b)		9	16	ns
$t_{PHL}$ Propagation delay time high-to-low-level differential output				8	16	ns


4

## Line Drivers/Receivers

### PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

(a)—OUTPUTS Y AND Z



TEST CIRCUIT



VOLTAGE WAVEFORMS

(b)—DIFFERENTIAL OUTPUT

NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_f \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $t_w = 0.5 \mu\text{s}$ , PRR  $\leq 1 \text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.  
C. Waveforms are monitored on an oscilloscope with  $R_{in} \geq 1 \text{ M}\Omega$ .

FIGURE 1. PROPAGATION DELAY TIMES

**SN55183, SN75183  
DUAL DIFFERENTIAL LINE DRIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

<sup>†</sup>Data for temperatures below  $0^\circ C$  and above  $70^\circ C$  are applicable to SN55183 circuits only.

4

Line Drivers/Receivers

# SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

## TYPICAL CHARACTERISTICS<sup>†</sup>

PROPAGATION DELAY TIME OF  
DIFFERENTIAL OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 6

TOTAL POWER DISSIPATION  
(BOTH DRIVERS)  
vs  
FREQUENCY





FIGURE 7

4

Line Drivers/Receivers

<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55183 circuits only.

## TYPICAL APPLICATION DATA



NOTES: A. When the inputs are open-circuited, the output will be high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let       $f = 5 \text{ MHz}$   
 $C = 0.002 \mu\text{F}$

$$Z_C = \frac{1}{2\pi f C} = \frac{1}{2\pi (5 \times 10^6) (0.002 \times 10^{-6})}$$

$$Z_C = 16 \Omega$$

B. Use of a capacitor to control response time is optional.

FIGURE 8. TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE


# SN55188, SN75188 QUADRUPLE LINE DRIVERS

D1323, SEPTEMBER 1983—REVISED SEPTEMBER 1986

- Meets Specifications of EIA RS-232-C
- Designed to be Interchangeable with Motorola MC1488
- Current-Limited Output: 10 mA Typ
- Power-Off Output Impedance: 300 Ω Min
- Slew Rate Control by Load Capacitor
- Flexible Supply Voltage Range
- Input Compatible with Most TTL Circuits


**SN55188 . . . J PACKAGE  
SN75188 . . . D OR J PACKAGE**

(TOP VIEW)




**SN55188 . . . FK  
CHIP CARRIER PACKAGE**

(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



### Positive logic

$$Y = \bar{A} \quad (\text{driver 1})$$

$$Y = AB \text{ or } A + \bar{B} \quad (\text{drivers 2 thru 4})$$


Pin numbers shown are for D, J, and N packages.

## description

The SN55188 and SN75188 are monolithic quadruple line drivers designed to interface data terminal equipment with data communications equipment in conformance with EIA Standard RS-232-C using a diode in series with each supply-voltage terminal as shown under typical applications.

The SN55188 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75188 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE  
(DRIVERS 2 THRU 4)**

A	B	Y
H	H	L
L	X	H
X	L	H


H = high level,  
L = low level,  
X = irrelevant

4

Line Drivers/Receivers

# SN55188, SN75188 QUADRUPLE LINE DRIVERS

schematic (each driver)



4

Line Drivers/Receivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55188	SN75188	UNIT
Supply voltage $V_{CC+}$ at (or below) 25°C free-air temperature (see Notes 1 and 2)	15	15	V
Supply voltage $V_{CC-}$ at (or below) 25°C free-air temperature (see Notes 1 and 2)	-15	-15	V
Input voltage range	-15 to 7	-15 to 7	V
Output voltage range	-15 to 15	-15 to 15	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	D package FK package J package N package	950 1375 1375 1150	mW
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J package	300	300
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
2. For operation above 25°C free-air temperature, refer to the Maximum Supply Voltage Curve, Figure 6, and the Dissipation Derating Curves in Appendix A. In the J package, SN55188 chips are alloy mounted and SN75188 chips are glass mounted.

recommended operating conditions

	SN55188			SN75188			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC+}$	7.5	9	15	7.5	9	15	V
Supply voltage, $V_{CC-}$	-7.5	-9	-15	-7.5	-9	-15	V
High-level input voltage, $V_{IH}$	1.9			1.9			V
Low-level input voltage, $V_{IL}$		0.8			0.8		V
Operating free-air temperature, $T_A$	-55	125	0	0	70		°C

SN55188, SN75188  
QUADRUPLE LINE DRIVERS

electrical characteristics over operating free-air temperature range,  $V_{CC+} = 9\text{ V}$ ,  $V_{CC-} = -9\text{ V}$   
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN55188			SN75188			UNIT	
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
$V_{OH}$ High-level output voltage	$V_{IL} = 0.8\text{ V}$ , $R_L = 3\text{ k}\Omega$	$V_{CC+} = 9\text{ V}$ , $V_{CC-} = -9\text{ V}$	6	7	6	7		V	
		$V_{CC+} = 13.2\text{ V}$ , $V_{CC-} = -13.2\text{ V}$	9	10.5	9	10.5			
$V_{OL}$ Low-level output voltage	$V_{IH} = 1.9\text{ V}$ , $R_L = 3\text{ k}\Omega$	$V_{CC+} = 9\text{ V}$ , $V_{CC-} = -9\text{ V}$	-7	-6	-7	-6		V	
		$V_{CC+} = 13.2\text{ V}$ , $V_{CC-} = -13.2\text{ V}$	-10.5	-9	-10.5	-9			
$I_{IH}$ High-level input current	$V_I = 5\text{ V}$			10		10		$\mu\text{A}$	
$I_{IL}$ Low-level input current	$V_I = 0$			-1	-1.6	-1	-1.6	$\text{mA}$	
$I_{OS(H)}$ Short-circuit output current at high level <sup>‡</sup>	$V_I = 0.8\text{ V}$ ,	$V_O = 0$	-4.6	-9	-13.5	-6	-9	-12	$\text{mA}$
$I_{OS(L)}$ Short-circuit output current at low level <sup>‡</sup>	$V_I = 1.9\text{ V}$ ,	$V_O = 0$	4.6	9	13.5	6	9	12	$\text{mA}$
$r_o$ Output resistance, power off	$V_{CC+} = 0$ , $V_O = -2\text{ V}$ to $2\text{ V}$	$V_{CC-} = 0$ ,		300		300		$\Omega$	
$I_{CC+}$ Supply current from $V_{CC+}$	$V_{CC+} = 9\text{ V}$ , No load	All inputs at $1.9\text{ V}$	15	20	15	20		mA	
		All inputs at $0.8\text{ V}$	4.5	6	4.5	6			
	$V_{CC+} = 12\text{ V}$ , No load	All inputs at $1.9\text{ V}$	19	25	19	25			
		All inputs at $0.8\text{ V}$	5.5	7	5.5	7			
$I_{CC-}$ Supply current from $I_{CC-}$	$V_{CC-} = 15\text{ V}$ , No load, $T_A = 25^\circ\text{C}$	All inputs at $1.9\text{ V}$	34		34			mA	
		All inputs at $0.8\text{ V}$	12		12				
	$V_{CC-} = -9\text{ V}$ , No load	All inputs at $1.9\text{ V}$	-13	-17	-13	-17			
		All inputs at $0.8\text{ V}$	-0.5		-0.015				
$I_D$ Total power dissipation	$V_{CC+} = -12\text{ V}$ , No load	All inputs at $1.9\text{ V}$	-18	-23	-18	-23		mW	
		All inputs at $0.8\text{ V}$	-0.5		-0.015				
	$V_{CC-} = -15\text{ V}$ , No load, $T_A = 25^\circ\text{C}$	All inputs at $1.9\text{ V}$	-34		-34				
		All inputs at $0.8\text{ V}$	-2.5		-2.5				

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time.

NOTE 3: The algebraic convention in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only, e.g., if  $-6\text{ V}$  is a maximum, the typical value is a more negative voltage.

# SN55188, SN75188 QUADRUPLE LINE DRIVERS

switching characteristics,  $V_{CC+} = 9\text{ V}$ ,  $V_{CC-} = -9\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 3\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , See Figure 1	220	350	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output	$R_L = 3\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , See Figure 1	100	175	ns	
$t_{TLH}$ Transition time, low-to-high-level output <sup>†</sup>	$R_L = 3\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , See Figure 1	55	100	ns	
$t_{THL}$ Transition time, high-to-low-level output <sup>†</sup>	$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$ , See Figure 1	45	75	ns	
$t_{TLH}$ Transition time, low-to-high-level output <sup>‡</sup>	$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$ , See Figure 1	2.5		$\mu\text{s}$	
$t_{THL}$ Transition time, high-to-low-level output <sup>‡</sup>	$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$ , See Figure 1	3.0		$\mu\text{s}$	


<sup>†</sup> Measured between 10% and 90% points of output waveform.

<sup>‡</sup> Measured between +3 V and -3 V points on the output waveform (EIA RS-232-C conditions)

## PARAMETER MEASUREMENT INFORMATION

4

Line Drivers/Receivers



NOTES: A. The pulse generator has the following characteristics:  $t_W = 0.5\text{ }\mu\text{s}$ , PRR  $\leq 1\text{ MHz}$ ,  $Z_0 = 50\text{ }\Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION AND TRANSITION TIMES

**SN55188, SN75188  
QUADRUPLE LINE DRIVERS**

4

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS<sup>†</sup>**




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

<sup>†</sup>Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  are applicable to SN55188 circuit only.

# SN55188, SN75188 QUADRUPLE LINE DRIVERS

## THERMAL INFORMATION<sup>†</sup>





FIGURE 6

<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55188 circuit only.

## TYPICAL APPLICATION DATA



Diodes placed in series with the V<sub>CC+</sub> and V<sub>CC-</sub> leads will protect the SN55188/SN75188 in the fault condition in which the device outputs are shorted to  $\pm 15$  V and the power supplies are at low voltage and provide low-impedance paths to ground.




FIGURE 8. POWER SUPPLY PROTECTION TO MEET POWER-OFF FAULT CONDITIONS OF EIA STANDARD RS-232-C

FIGURE 7. LOGIC TRANSLATOR APPLICATIONS


# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

D1619, SEPTEMBER 1973—REVISED SEPTEMBER 1986


- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$
- Input Signal Range . . .  $\pm 30$  V
- Operates from Single 5-V Supply
- Built-in Input Hysteresis (Double Thresholds)
- Response Control Provides:
  - Input Threshold Shifting
  - Input Noise Filtering
- Satisfies Requirements of EIA RS-232-C
- Fully Interchangeable with Motorola MC1489, MC1489A

SN55189, SN55189A . . . J PACKAGE  
SN75189, SN75189A . . . D, J, OR N PACKAGE

(TOP VIEW)




SN55189, SN55189A . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (each receiver)




## description

These devices are monolithic Low-power Schottky quadruple line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A separate response control terminal is provided for each receiver. A resistor or a resistor and bias voltage source can be connected between this terminal and ground to shift the input threshold levels. An external capacitor can be connected between this terminal and ground to provide input noise filtering.

The SN55189 and SN55189A are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75189 and SN75189A are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

schematic (each receiver)



4

	SN55189 SN75189	SN55189A SN75189A
R1	10 kΩ	2 kΩ

Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55189 SN55189A	SN75189 SN75189A	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	V
Input voltage	±30	±30	V
Output current	20	20	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	950		
D package	1375		
FK or J package		1025	mW
J package		1150	
N package			
Operating temperature range	−55 to 125	0 to 70	°C
Storage temperature range	−65 to 150	−65 to 150	°C
Case temperature for 60 seconds: FK package	260		°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	260		°C

- NOTES: 1. All voltage values are with respect to network ground terminals.  
 2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN55189 and SN55189A chips are alloy mounted and SN75189 and SN75189A chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

**electrical characteristics over operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 1\%$ , (unless otherwise noted)**

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	SN55189			SN75189			UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
VT <sub>+</sub> Positive-going threshold voltage	1	'189	$T_A = 25^\circ\text{C}$	1	1.3	1.5	1	1.3	1.5	V
		'189	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				0.9		1.6	
		'189	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	0.6		1.9				
	1	'189A	$T_A = 25^\circ\text{C}$	1.75	1.9	2.25	1.75	1.9	2.25	
		'189A	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				1.55		2.25	
		'189A	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	1.30		2.65				
VT <sub>-</sub> Negative-going threshold voltage	1	'189, '189A	$T_A = 25^\circ\text{C}$	0.75	1.0	1.25	0.75	1.0	1.25	V
		'189A	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$				0.65		1.25	
		'189A	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	0.35		1.6				
VOH High-level output voltage	1	$V_I = 0.75 \text{ V}, I_{OH} = -0.5 \text{ mA}$		2.6	4	5	2.6	4	5	V
		Input open, $I_{OH} = -0.5 \text{ mA}$		2.6	4	5	2.6	4	5	
VOL Low-level output voltage	1	$V_I = 3 \text{ V}, I_{OL} = 10 \text{ mA}$			0.2	0.45		0.2	0.45	V
		Input open, $I_{OL} = 10 \text{ mA}$								
I <sub>IH</sub> High-level input current	2	$V_I = 25 \text{ V}$		3.6		8.3	3.6		8.3	mA
		$V_I = 3 \text{ V}$		0.43			0.43			
I <sub>IL</sub> Low-level input current	2	$V_I = -25 \text{ V}$		-3.6		-8.3	-3.6		-8.3	mA
		$V_I = -3 \text{ V}$		-0.43			-0.43			
IOS Short-circuit output current	3				-3			-3		mA
		Input open, Outputs open			20	26		20	26	
ICC Supply current	2	$V_I = 5 \text{ V}$ , Outputs open								mA

<sup>†</sup>All characteristics are measured with the response control terminal open.


<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

## switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	4	$C_L = 15 \text{ pF}, R_L = 3.9 \text{ k}\Omega$		25	85	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		$C_L = 15 \text{ pF}, R_L = 390 \Omega$		25	50	
t <sub>TLH</sub> Transition time, low-to-high-level output		$C_L = 15 \text{ pF}, R_L = 3.9 \text{ k}\Omega$		120	175	ns
t <sub>THL</sub> Transition time, high-to-low-level output		$C_L = 15 \text{ pF}, R_L = 390 \Omega$		10	20	

**SN55189, SN55189A, SN75189, SN55179A  
QUADRUPLE LINE RECEIVERS**

**PARAMETER MEASUREMENT INFORMATION<sup>†</sup>**




**FIGURE 1.  $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$**



**$I_{CC}$  is tested for all four receivers simultaneously**

**FIGURE 2.  $I_{IH}$ ,  $I_{IL}$ ,  $I_{CC}$**




**FIGURE 3.  $I_{OS}$**

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 500 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitances.  
 C. All diodes are 1N3064 or equivalent.

**FIGURE 4. SWITCHING TIMES**

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS<sup>†</sup>

SN55189, SN75189  
OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




FIGURE 5

SN55189A, SN75189A  
OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE





FIGURE 6


<sup>†</sup>Data for free-air temperatures below 0°C and above 70°C are applicable to SN55189 and SN55189A circuits only.

**SN55189, SN55189A, SN75189, SN75189A  
QUADRUPLE LINE RECEIVERS**

**TYPICAL CHARACTERISTICS<sup>†</sup>**



**FIGURE 7**



**FIGURE 8**

<sup>†</sup>Data for free-air temperatures below 0°C and above 70°C are applicable to SN55189 and SN55189A circuits only.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

4

Line Drivers/Receivers

## TYPICAL CHARACTERISTICS

### NOISE REJECTION




FIGURE 9

### NOISE REJECTION




FIGURE 10

### INPUT CURRENT vs INPUT VOLTAGE




FIGURE 11

NOTE 3: This figure shows the maximum amplitude of a positive-going pulse that, starting from zero volts, will not cause a change of the output level.


# SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

D1314, JULY 1973—REVISED SEPTEMBER 1986

- Plug-in Replacement for SN75107A, SN75107B, SN75108A, SN75108B with Improved Characteristics
- $\pm 10$  mV Guaranteed Input Sensitivity
- TTL Compatible
- Standard Supply Voltages . . .  $\pm 5$  V
- Differential Input Common-Mode Voltage Range of  $\pm 3$  V
- Strobe Inputs for Channel Selection
- '207 and '207B Have Totem-Pole Outputs
- '208 and '208B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

## D, J, OR N PACKAGE

(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE


DIFFERENTIAL INPUTS A-B	STROBES		OUTPUT Y
	G	S	
$V_{ID} \geq 10$ mV	X	X	H
	X	L	H
$-10$ mV < $V_{ID} < 10$ mV	L	X	H
	H	H	Indeterminate
$V_{ID} \leq -10$ mV	X	L	H
	L	X	H
	H	H	L

H = high level, L = low level, X = irrelevant

## description

The SN75207, SN75207B, SN75208, and SN75208B are pin-for-pin replacements for the SN75107A, SN75107B, SN75108A, and SN75108B, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The '207 and '207B each features a TTL-compatible active-pull-up output. The '208 and '208B each features an open-collector output that permits wired-AND logic connections with similar output configurations.

The essential difference between the unsuffixed and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple VCC+ power supplies and may be operated with some of the VCC+ supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



UNSAFE VERSION





"B" VERSION

This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.


These devices are characterized for operation from 0°C to 70°C and are available in ceramic dual-in-line (J) package, plastic small outline (D) package, or plastic dual-in-line (N) package.

# SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## logic symbols<sup>†</sup>



## logic diagram (positive logic)




4

## Line Drivers/Receivers

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

## schematic (each receiver)



<sup>†</sup>R = 1 kΩ for '207 and '207B, 750 Ω for '208 and '208B.

NOTES: A. Resistor values shown are nominal.

B. Components shown with dashed lines in the output circuitry are applicable to the '207 and '207B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '207 and '208.

# SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## design characteristics

The '207, '207B, '208, and '208B line receivers/sense amplifiers are TTL-compatible dual circuits intended for use in high-speed data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is  $\pm 3$  volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> + (see Note 1) . . . . .	7 V
Supply voltage, V <sub>CC</sub> - . . . . .	-7 V
Differential input voltage (see Note 2) . . . . .	$\pm 6$ V
Common-mode input voltage (see Note 3) . . . . .	$\pm 5$ V
Strobe input voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature: (see Note 4)	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature, 1.6 mm (1/16 inch) from case for 60 seconds:	
J package . . . . .	300°C
Lead temperature, 1.6 mm (1/16 inch) from case for 10 seconds:	
D or N package . . . . .	260°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to ground terminal.  
2. Differential input voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.  
3. Common-mode input voltage is the average of the voltages at the A and B inputs.  
4. For operation above 25°C free-air temperature, derate linearly to 608 mW at 70°C at the rate of 7.6 mW/°C for the D package, 656 mW at 70°C at the rate of 8.2 mW/°C for the J package, and 736 mW at 70°C at the rate of 9.2 mW/°C for the N package.

# SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS


## recommended operating conditions (see Note 5)

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC+}$	4.75	5	5.25	V
Supply voltage, $V_{CC-}$	-4.75	-5	-5.25	V
High-level differential input voltage $V_{IDH}$ (see Note 6)	0.01		5	V
Low-level differential input voltage, $V_{IDL}$	-5 <sup>t</sup>		-0.01	V
Common-mode input voltage, $V_{IC}$ (see Notes 6 and 7)	-3 <sup>t</sup>		3	V
Input voltage, any differential input to ground (see Note 6)	-5 <sup>t</sup>		3	V
High-level input voltage at strobe inputs, $V_{IH(S)}$	2		5.5	V
Low-level input voltage at strobe inputs, $V_{IL(S)}$	0		0.8	V
Low-level output current, $I_{OL}$	-		-16	mA
Operating free-air temperature, $T_A$	0		70	°C

<sup>t</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

- NOTES: 5. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.  
 6. The recommended combinations of input voltages fall within the shaded area of the figure shown.  
 7. The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.

RECOMMENDED COMBINATIONS  
OF INPUT VOLTAGES



SN75207, SN75207B, SN75208, SN75208B  
DUAL SENSE AMPLIFIERS FOR MOS MEMORIES  
OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'207, '207B		'208, '208B		UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	
$I_{IH}$ High-level input current	A	$V_{CC \pm} = \pm 5.25 \text{ V}$	$V_{ID} = 5 \text{ V}$	30	75	$\mu\text{A}$
	B		$V_{ID} = -5 \text{ V}$	30	75	
$I_{IL}$ Low-level input current	A	$V_{CC \pm} = \pm 5.25 \text{ V}$	$V_{ID} = -5 \text{ V}$	-10	-10	$\mu\text{A}$
	B		$V_{ID} = 5 \text{ V}$	-10	-10	
$I_{IH}$ High-level input current into 1G or 2G		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IH(S)} = 2.4 \text{ V}$		40	40	$\mu\text{A}$
		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IH(S)} = \pm 5.25 \text{ V}$		1	1	
$I_{IL}$ Low-level input current into 1G or 2G		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IL(S)} = 0.4 \text{ V}$		-1.6	-1.6	$\text{mA}$
$I_{IH}$ High-level input current into S		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IH(S)} = 2.4 \text{ V}$		80	80	$\mu\text{A}$
		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IH(S)} = \pm 5.25 \text{ V}$		2	2	
$I_{IL}$ Low-level input current into S		$V_{CC \pm} = \pm 5.25 \text{ V}, V_{IL(S)} = 0.4 \text{ V}$		-3.2	-3.2	$\text{mA}$
$V_{OH}$ High-level output voltage		$V_{CC \pm} = \pm 4.75 \text{ V}, V_{IH(S)} = 0.8 \text{ V}, V_{IDH} = 10 \text{ mV},$ $I_{OH} = -400 \mu\text{A}, V_{IC} = -3 \text{ V to } 3 \text{ V}$	2.4			V
$V_{OL}$ Low-level output voltage		$V_{CC \pm} = \pm 4.75 \text{ V}, V_{IH(S)} = 2 \text{ V}, V_{IDL} = -10 \text{ mV},$ $I_{OL} = 16 \text{ mA}, V_{IC} = -3 \text{ V to } 3 \text{ V}$		0.4	0.4	V
$I_{OH}$ High-level output current		$V_{CC \pm} = \pm 4.75 \text{ V}, V_{OH} = 5.25 \text{ V}$			250	$\mu\text{A}$
$I_{OS}$ Short-circuit output current <sup>‡</sup>		$V_{CC \pm} = \pm 5.25 \text{ V}$	-18	-70		$\text{mA}$
$I_{CCH+}$ Supply current from $V_{CC+}$ , outputs high		$V_{CC \pm} = \pm 5.25 \text{ V}, T_A = 25^\circ\text{C}$		18	30	$\text{mA}$
$I_{CCH-}$ Supply current from $V_{CC-}$ , outputs high		$V_{CC \pm} = \pm 5.25 \text{ V}, T_A = 25^\circ\text{C}$	-8.4	-15	-8.4	$\text{mA}$

<sup>†</sup>All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



<sup>‡</sup>Not more than one output should be shorted at a time.

switching characteristics,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	'207, '207B		'208, '208B		UNIT
		MIN	MAX	MIN	MAX	
$t_{PLH(D)}$ Propagation delay time, low-to-high-level output, from differential inputs A and B			35		35	ns
$t_{PHL(D)}$ Propagation delay time, high-to-low-level output, from differential inputs A and B			20		20	ns
$t_{PLH(S)}$ Propagation delay time, low-to-high-level output, from strobe input G or S	$R_L = 470 \Omega, C_L = 15 \text{ pF}$ See Figure 1		17		17	ns
$t_{PHL(S)}$ Propagation delay time, high-to-low-level output, from strobe input G or S			17		17	ns

**SN75207, SN75207B, SN75208, SN75208B  
DUAL SENSE AMPLIFIERS FOR MOS MEMORIES  
OR DUAL HIGH-SENSITIVITY LINE RECEIVERS**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ ,  $t_{w1} = 500 \text{ ns}$  with PRR  $\leq 1 \text{ MHz}$ ,  $t_{w2} = 1 \mu\text{s}$  with PRR  $\leq 500 \text{ kHz}$ .
  - B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - C.  $C_L$  includes probe and jig capacitance.
  - D. All diodes are 1N916.

**SN75207, SN75207B, SN75208, SN75208B  
DUAL SENSE AMPLIFIERS FOR MOS MEMORIES  
OR DUAL HIGH-SENSITIVITY LINE RECEIVERS**

## **TYPICAL APPLICATION DATA**





FIGURE 2. MOS MEMORY SENSE AMPLIFIER



Receivers are '207, '207B, or 208', or '208B; drivers are SN55109A, SN75109A, SN55110A, SN75110A, or SN75112.

### **FIGURE 3. DATA-BUS OR PARTY-LINE SYSTEM**

**PRECAUTIONS:** When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 volts and 3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.

## 4

### Line Drivers/Receivers

D2299, FEBRUARY 1986—REVISED OCTOBER 1986

- Meets IBM 360/370 I/O Interface Specification GA22-6974-3 (Also see SN75ALS130)
- Minimum Output Voltage of 3.11 V at  $I_{OH} = -60$  mA
- Fault Flag Circuit Output Signals Driver Output Fault
- Fault-Detection Current Limit Circuit Minimizes Power Dissipation During a Fault Condition
- Advanced Low-Power Schottky Circuitry
- Dual Common Enable
- Individual Fault Flags
- Designed to be an Improved Replacement for the MC3481

**description**

The SN75ALS126 quadruple line driver is designed to meet the IBM360/370 I/O specifications GA22-6974-3. The output voltage is 3.11 volts minimum (at  $I_{OH} = -59.3$  milliamperes) over the recommended ranges of supply voltage (4.5 volts to 5.5 volts) and temperature ( $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ). Driver outputs use a fault-detection current-limit circuit to allow high drive current but still minimize power dissipation when the output is shorted to ground. The SN75ALS126 is compatible with standard TTL logic and supply voltages.


The SN75ALS126 employs the IMPACT™ process to achieve fast switching speeds and low power dissipation. Fault-flag circuitry is designed to sense and signal a line short on any Y line. Upon detecting an output fault condition, the fault-flag circuit forces the driver output into a low state and signals a fault condition by causing the fault-flag output to go low.

The SN75ALS126 will drive a 50-ohm load as required in the IBM GA22-6974-3 specification or a 90-ohm load as used in many I/O systems. Optimum performance can be achieved when the device is used with either the SN75125, SN75127, SN75128, or SN75129 line receivers.

The SN75ALS126 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## SN75ALS126 . . . D, J, OR N PACKAGE

## (TOP VIEW)



## FUNCTION TABLE

INPUTS		OUTPUTS	
G	A	Y	F
L	X	L	H
H	H	H	H
H	H	S	L

H = high level, L = low level,

X = irrelevant, S = shorted to ground

4

IMPACT is a trademark of Texas Instruments Incorporated


ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

# **SN75ALS126**


## **QUADRUPLE LINE DRIVER**

**ADVANCE  
INFORMATION**

logic symbol†



### **logic diagram (positive logic)**




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## **schematics of inputs and outputs**

4

## Line Drivers/Receivers

## ADVANCE INFORMATION



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> . . . . .	7 V
Input voltage . . . . .	7 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 1):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTE 1: For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.95	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, I <sub>OH</sub>			-59.3	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C


**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	A,G	I <sub>I</sub> = -18 mA		-1.5	V
		Y	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -59.3 mA V <sub>IH</sub> = 2 V	3.11		V
		Y	V <sub>CC</sub> = 5.25 V, I <sub>OH</sub> = -41 mA V <sub>IH</sub> = 2 V	3.9		
VOH	High-level output voltage	F	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -400 $\mu$ A V <sub>IH</sub> = 2 V	2.5		
		Y	V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = -240 $\mu$ A, V <sub>IL</sub> = 0.8 V		0.15	V
		Y	V <sub>CC</sub> = 5.95 V, I <sub>OL</sub> = -1 mA, V <sub>IL</sub> = 0.8 V		0.15	
VOL	Low-level output voltage	F	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA, Y at 0 V		0.5	
		Y	V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0, V <sub>O</sub> = 3.11 V	100		$\mu$ A
		Y	V <sub>CC</sub> = 0, V <sub>IL</sub> = 0, V <sub>O</sub> = 3.11 V	200		
IO(off)	Off-state output current	A	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 5.5 V		100	$\mu$ A
		G			400	
IIH	High-level input current	A	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2.7 V		20	$\mu$ A
		G			80	
IIL	Low-level input current	A	V <sub>CC</sub> = 5.95 V, V <sub>IL</sub> = 0.4 V		250	$\mu$ A
		G			-1000	
IOS	Short-circuit output	Y	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-5	mA
		F			-15	
		Y	V <sub>CC</sub> = 5.95 V, V <sub>O</sub> = 0		-5	
		F			-15	-110
ICCH	Supply current, all outputs high	V <sub>CC</sub> = 5.5 V, No load			25	mA
		V <sub>CC</sub> = 5.95 V, No load			27	
ICCL	Supply current, Y outputs low	V <sub>CC</sub> = 5.5 V, No load			45	mA
		V <sub>CC</sub> = 5.95 V, No load			47	

**switching characteristics over recommended operating free-air temperature range**


PARAMETER	FROM	TO	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	A	Y	V <sub>CC</sub> = 4.5 V to 5.5 V, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 50 pF, V <sub>H(ref)</sub> = 3.11 V, See Figures 1 and 2		30	ns
tPHL					28	ns
tPLH/tPHL				0.3	3	
tPLH	A	Y	V <sub>CC</sub> = 5.25 V to 5.95 V, R <sub>L</sub> = 90 $\Omega$ , C <sub>L</sub> = 50 pF, V <sub>H(ref)</sub> = 3.9 V See Figures 1 and 2		34	ns
tPHL					34	ns
tPLH					45	ns
tPLH	A	F	V <sub>CC</sub> = 5 V, R <sub>L</sub> = 2 k $\Omega$ , C <sub>L</sub> = 15 pF, See Figures 1 and 2		75	ns

## PARAMETER MEASUREMENT INFORMATION



NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

FIGURE 1. INPUT AND OUTPUT VOLTAGE WAVEFORMS



NOTE A:  $C_L$  includes probe and stray capacitance.

FIGURE 2. SWITCHING CHARACTERISTICS LOAD CIRCUITS

# 4

## Line Drivers/Receivers

D2299, FEBRUARY 1986

- Meets IBM 360/370 I/O Interface Specification GA22-6974-3 (Also see SN75ALS126)
- Minimum Output Voltage of 3.11 V at  $I_{OH} = -60 \text{ mA}$
- Fault-Flag Circuit Output Signals Driver Output Fault
- Fault-Detection Current Limit Circuit Minimizes Power Dissipation During a Fault Condition
- Advanced Low-Power Schottky Circuitry
- Common Enable and Common Fault Flag
- Designed to be an Improved Replacement for the MC3485

**description**

The SN75ALS130 quadruple line driver is designed to meet the IBM 360/370 I/O specifications GA22-6974-3. The output voltage is 3.11 volts minimum (at  $I_{OH} = -59.3 \text{ milliamperes}$ ) over the recommended ranges of supply voltage (4.5 volts to 5.5 volts) and temperature ( $0^\circ\text{C}$  to  $70^\circ\text{C}$ ). Driver outputs use a fault-detection current limit circuit to allow high drive current but still minimize power dissipation when the output is shorted to ground. The SN75ALS130 is compatible with standard TTL logic and supply voltages.

The SN75ALS130 employs the IMPACT™ process to achieve fast switching speeds and low power dissipation. Fault-flag circuitry is designed to sense and signal a line short on any Y line. Upon detecting an output fault condition, the fault-flag circuit forces the driver output into the off (low) state and signals a fault condition by causing the fault-flag output to go low.


The SN75ALS130 will drive a 50-ohm load as required in the IBM GA22-6974-3 specification or a 90-ohm load as used in many I/O systems. Optimum performance can be achieved when the device is used with either the SN75125, SN75127, SN75128, or SN75129 line receivers.

The SN75ALS130 is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

4

Line Drivers/Receivers

ADVANCE INFORMATION

D, J, OR N PACKAGE  
(TOP VIEW)

FUNCTION TABLE

INPUTS		OUTPUTS		
G†	A	Y	F†	W
L	X	L	H	H
X	L	L	H	H
H	H	H	H	L
H	H	S	L	H

H = high level, L = low level,  
X = irrelevant, S = shorted to ground

†G and F are common to the four drivers. If any of the four Y outputs is shorted, the Fault-Flag will respond.

IMPACT is a trademark of Texas Instruments Incorporated

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Copyright © 1986, Texas Instruments Incorporated


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


**SN75ALS130**  
**QUADRUPLE LINE DRIVER**

**ADVANCE  
INFORMATION**

logic symbol<sup>†</sup>



logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


4

Line Drivers/Receivers

**ADVANCE INFORMATION**


**schematics of inputs and outputs**

EQUIVALENT OF EACH INPUT




A Inputs:  $R_{eq}$  = 20 k $\Omega$  NOM  
G Inputs:  $R_{eq}$  = 10 k $\Omega$  NOM


TYPICAL OF ALL Y OUTPUTS



TYPICAL OF ALL W OUTPUTS



TYPICAL OF  $\bar{F}$  OUTPUT



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ . . . . .	7 V
Input voltage . . . . .	7 V
Continuous total dissipation at (or below)	
25°C free-air temperature (see Note 1): D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D, N package . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTE 1: For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

## 4

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.5	5	5.95	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$			0.8		V
High-level output current, $I_{OH}$				-59.3	mA
Operating free-air temperature, $T_A$		0	70		°C


electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$V_{IK}$	Input clamp voltage	A, G	$I_I = -18 \text{ mA}$		-1.5	V
		Y	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -59.3 \text{ mA}$ , $V_{IH} = 2 \text{ V}$	3.11		V
		Y	$V_{CC} = 5.25 \text{ V}$ , $I_{OH} = -41 \text{ mA}$ , $V_{IH} = 2 \text{ V}$	3.9		
$V_{OH}$	High-level output voltage	W	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$ , $V_{IH} = 2 \text{ V}$	2.5		V
		Y	$V_{CC} = 5.5 \text{ V}$ , $I_{OL} = -240 \mu\text{A}$ , $V_{IL} = 0.8 \text{ V}$	0.15		
		Y	$V_{CC} = 5.95 \text{ V}$ , $I_{OL} = -1 \text{ mA}$ , $V_{IL} = 0.8 \text{ V}$	0.15		
$V_{OL}$	Low-level output voltage	F	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 8 \text{ mA}$ , $V_{IL} = 0 \text{ V}$	0.5		V
		Y	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 8 \text{ mA}$	0.5		
		W	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 8 \text{ mA}$	0.5		
$I_{O(off)}$	Off-state output current	Y	$V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0$ , $V_O = 3.11 \text{ V}$	100		μA
		Y	$V_{CC} = 0$ , $V_{IL} = 0$ , $V_O = 3.11 \text{ V}$	200		
$I_{OH}$	High-level output current	F	$V_{CC} = 5.95 \text{ V}$ , $V_{OH} = 5.95 \text{ V}$	100		μA
		A	$V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 5.5 \text{ V}$	100		μA
$I_I$	Input current	G		400		
		A				
$I_{IH}$	High-level input current	G	$V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2.7 \text{ V}$	20		μA
		A		80		
$I_{IL}$	Low-level input current	A	$V_{CC} = 5.95 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$	250		μA
		G		-1000		
$I_{OS}$	Short-circuit output	Y	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0$	-5		mA
		W		-15	-100	
		Y	$V_{CC} = 5.95 \text{ V}$ , $V_O = 0$	-5		
$I_{CCH}$	Supply current, all outputs high	W		-15	-110	mA
		Y	$V_{CC} = 5.5 \text{ V}$ , No load	30		
$I_{CCL}$	Supply current, Y outputs low	Y	$V_{CC} = 5.95 \text{ V}$ , No load	32		mA
		Y	$V_{CC} = 5.5 \text{ V}$ , No load	45		
		Y	$V_{CC} = 5.95 \text{ V}$ , No load	47		

## switching characteristics over recommended operating free-air temperature range

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	Y	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $R_L = 50 \Omega, C_L = 50 \text{ pF},$ $V_H(\text{ref}) = 3.11 \text{ V, Input f} = 1 \text{ MHz}$ See Figures 1 and 2		30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output					28	ns
$t_{PLH}$ $t_{PHL}$ Ratio of propagation delay times				0.3	3	
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	Y	$V_{CC} = 5.25 \text{ V to } 5.95 \text{ V},$ $R_L = 90 \Omega, C_L = 50 \text{ pF},$ $V_H(\text{ref}) = 3.9 \text{ V, Input f} = 5 \text{ MHz}$ See Figures 1 and 2		34	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output					34	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output					34	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	A	W	$V_{CC} = 5 \text{ V, } R_L = 2 \text{ k}\Omega,$ $C_L = 15 \text{ pF,}$ See Figures 1 and 2		21	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output					45	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	A	F	$V_{CC} = 5 \text{ V, } R_L = 2 \text{ k}\Omega,$ $C_L = 15 \text{ pF,}$ See Figures 1 and 2		75	ns


## PARAMETER MEASUREMENT INFORMATION



NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .

FIGURE 1. INPUT AND OUTPUT VOLTAGE WAVEFORMS

**PARAMETER MEASUREMENT INFORMATION**



NOTE B:  $C_L$  includes probe and stray capacitance.

**FIGURE 2. SWITCHING CHARACTERISTICS LOAD CIRCUITS**

## MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch-Free)

## description

The SN75ALS160 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device designed for two-way data communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or three-state mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low, and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when  $V_{CC} = 0$ . When combined with the SN75ALS161 or SN75ALS162 management bus transceiver, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS160 is manufactured in a 20-pin package and is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



## FUNCTION TABLES

## EACH DRIVER

INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	X	L
H	X	L	Z†
X	L	X	Z†


## EACH RECEIVER

INPUTS			OUTPUT
B	TE	PE	D
L	L	X	L
H	L	X	H
X	H	X	Z


H = high level, L = low level, X = irrelevant,  
Z = high-impedance state.

† This is the high-impedance state of a normal 3-state output modified by the internal resistors to  $V_{CC}$  and ground.

logic symbol†



logic diagram (positive logic)




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

△ Designates 3-state outputs.

▽ Designates passive-pullup outputs.

schematics of inputs and outputs



Driver output  $R_{eq} = 30 \Omega$  NOM

Receiver output  $R_{eq} = 110 \Omega$  NOM

Circuit inside dashed lines is on the driver outputs only.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package to 720 mW at 70°C at the rate of 9.0 mW/°C, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, I <sub>OH</sub>	Bus ports with pullups active			-5.2	mA
	Terminal ports			-800	μA
Low-level output current, I <sub>OL</sub>	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature, T <sub>A</sub>		0	70		°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage	$I_I = -18 \text{ mA}$		-	-0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus		0.4	0.65	-	V	
V <sub>OH</sub> <sup>‡</sup>	High-level output voltage	Terminal	$I_{OH} = -800 \mu\text{A}$ , TE at 0.8 V		2.7	3.5	V	
		Bus	$I_{OH} = -5.2 \text{ mA}$ , PE and TE at 2 V		2.5	3.3		
V <sub>OL</sub>	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$ , TE at 0.8 V		0.3	0.5	V	
		Bus	$I_{OL} = 48 \text{ mA}$ , TE at 2 V		0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$		0.2	100	$\mu\text{A}$	
I <sub>IH</sub>	High-level input current	Terminal	$V_I = 2.7 \text{ V}$		0.1	20	$\mu\text{A}$	
I <sub>IL</sub>	Low-level input current	PE, or TE	$V_I = 0.5 \text{ V}$		-10	-100	$\mu\text{A}$	
V <sub>I/O(bus)</sub> Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$		2.5	3.0	3.7	
			$I_{I(bus)} = -12 \text{ mA}$		-	-	1.5	
I <sub>I/O(bus)</sub> Current into bus port		Power on	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$		-1.3	-	mA	
			$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$		0	-3.2		
			$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$		-	+2.5		
			$V_{I(bus)} = 3.7 \text{ V to } 5 \text{ V}$		0	2.5		
			$V_{I(bus)} = 5 \text{ V to } 5.5 \text{ V}$		0.7	2.5		
			$V_{I(bus)} = 0 \text{ V to } 2.5 \text{ V}$		-	-40	$\mu\text{A}$	
I <sub>OS</sub>	Short-circuit output current	Terminal			-15	-35	-75	
		Bus			-25	-50	-125	
I <sub>CC</sub> Supply current		No load	Terminal outputs low and enabled		42	56	mA	
			Bus outputs low and enabled		52	70		
C <sub>i/o(bus)</sub>	Bus-port capacitance	$V_{CC} = 5 \text{ V to } 0 \text{ V}$ , $V_{I/O} = 0 \text{ to } 2 \text{ V}$ , $f = 1 \text{ MHz}$		30		-	pF	

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



<sup>‡</sup> $V_{OH}$  applies to three-state outputs only.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5\text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$ , See Figure 1		10	20	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output					12	20	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$ , See Figure 2		5	10	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output					7	14	
t <sub>PZH</sub> Output enable time to high level	TE	Bus	$C_L = 15\text{ pF}$ , See Figure 3		11	20	ns
t <sub>PHZ</sub> Output disable time from high level					3	10	
t <sub>PZL</sub> Output enable time to low level					18	35	
t <sub>PLZ</sub> Output disable time from low level					5	20	
t <sub>PZH</sub> Output enable time to high level	TE	Terminal	$C_L = 15\text{ pF}$ , See Figure 4		5	20	ns
t <sub>PHZ</sub> Output disable time from high level					8	20	
t <sub>PZL</sub> Output enable time to low level					9	20	
t <sub>PLZ</sub> Output disable time from low level					8	20	
t <sub>en</sub> Output pull-up enable time	PE	Bus	$C_L = 15\text{ pF}$ , See Figure 5		3	10	ns
t <sub>dis</sub> Output pull-up disable time					4	12	



<sup>†</sup>Typical values are at  $T_A = 25^\circ\text{C}$ .

**PARAMETER MEASUREMENT INFORMATION**





**4**

**FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES**



**FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES**



**FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES**

**NOTES:** A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES




FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

## TYPICAL CHARACTERISTICS




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

# 4

## Line Drivers/Receivers

## MEETS IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch-Free)

## description

The SN75ALS161 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky process device designed to provide the bus-management and data-transfer signals between operating units of a single controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS161 provides the complete 16-wire interface for the IEEE 488 bus.


The SN75ALS161 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC and TE enable signals.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC} = 0$ . The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75ALS161 is manufactured in a 20-pin package and is characterized for operation from 0°C to 70°C.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

logic symbol<sup>†</sup>



logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▽ Designates 3-state outputs.

◻ Designates passive-pullup outputs.

RECEIVE/TRANSMIT FUNCTION TABLE


CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
H	H	H	R	T	R	R	T			
H	H	L					R	T	R	R
L	L	H		T	R	T				
L	L	L					T	R	T	T
H	L	X	R	T	R	R	R	R	T	T
L	H	X	T	R	T	T	T	T	R	R

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

## schematics of inputs and outputs



4

Line Drivers/Receivers

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package to 720 mW at 70°C at the rate of 9.0 mW/°C, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

ADVANCE INFORMATION

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$	Bus ports with pullups active			-5.2	mA
	Terminal ports			-800	$\mu A$
Low-level output current, $I_{OL}$	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature, $T_A$		0	70		$^{\circ}C$

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

**4**

**Line Drivers/Receivers**

**ADVANCE INFORMATION**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{IK}$	Input clamp voltage		$I_I = -18 \text{ mA}$		-0.8	-1.5	V	
$V_{HYS}$	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus		0.4	0.65		V	
$V_{OH}^{\ddagger}$	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$	2.7	3.5		V	
		Bus	$I_{OH} = -5.2 \text{ mA}$	2.5	3.3			
$V_{OL}$	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$		0.3	0.5	V	
		Bus	$I_{OL} = 48 \text{ mA}$		0.35	0.5		
$I_I$	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$		0.2	100	$\mu A$	
$I_{IH}$	High-level input current	Terminal and control inputs	$V_I = 2.7 \text{ V}$		0.1	20	$\mu A$	
$I_{IL}$	Low-level input current		$V_I = 0.5 \text{ V}$		-10	-100	$\mu A$	
$V_{I/O}(\text{bus})$		Driver disabled	$I_{I(\text{bus})} = 0$	2.5	3.0	3.7	V	
			$I_{I(\text{bus})} = -12 \text{ mA}$			-1.5		
$I_{I/O}(\text{bus})$	Current into bus port	Power on	$V_{I(\text{bus})} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			mA	
			$V_{I(\text{bus})} = 0.4 \text{ V to } 2.5 \text{ V}$	0	-3.2			
			$V_{I(\text{bus})} = 2.5 \text{ V to } 3.7 \text{ V}$		+2.5			
			$V_{I(\text{bus})} = 3.7 \text{ V to } 5 \text{ V}$	0	2.5			
			$V_{I(\text{bus})} = 5 \text{ V to } 5.5 \text{ V}$	0.7	2.5			
			$V_{CC} = 0, V_{I(\text{bus})} = 0 \text{ V to } 2.5 \text{ V}$			-40	$\mu A$	
$I_{OS}$	Short-circuit output current	Terminal			-15	-35	-75	mA
					-25	-50	-125	
$I_{CC}$	Supply current	No load, TE and DC low			55	75	mA	
$C_{i/o}(\text{bus})$	Bus-port capacitance	$V_{CC} = 5 \text{ V to } 0 \text{ V}, V_{I/O} = 0 \text{ to } 2 \text{ V}, f = 1 \text{ MHz}$			30		pF	

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> $V_{OH}$  applies for three-state outputs only.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5\text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$ , See Figure 1	10	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				12	20		
$t_{PLH}$ Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$ , See Figure 2	5	10		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				7	14		
$t_{PZH}$ Output enable time to high level	TE or DC	BUS (ATTN, EOI, REN, IFC, and DAV)	$C_L = 15\text{ pF}$ , See Figure 3	30			ns
$t_{PHZ}$ Output disable time from high level				20			
$t_{PZL}$ Output enable time to low level				45			
$t_{PLZ}$ Output disable time from low level				20			
$t_{PZH}$ Output enable time to high level	TE or DC	Terminal	$C_L = 15\text{ pF}$ , See Figure 4	20			ns
$t_{PHZ}$ Output disable time from high level				25			
$t_{PZL}$ Output enable time to low level				30			
$t_{PLZ}$ Output disable time from low level				25			

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES







FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES


NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\text{ MHz}$ , 50% duty cycle,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $Z_{out} = 50\text{ }\Omega$ .

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 3. BUS ENABLE AND  
DISABLE TIMES**



**FIGURE 4. TERMINAL ENABLE  
AND DISABLE TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

## TYPICAL CHARACTERISTICS




FIGURE 5




FIGURE 6




FIGURE 7

**TYPICAL CHARACTERISTICS**




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

## MEETS IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Multicontrollers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch-Free)


**description**

The SN75ALS162 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky process device designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS162 provides the complete 16-wire interface for the IEEE 488 bus.


The SN75ALS162 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SC input allows the REN and IFC transceivers to be controlled independently.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC} = 0$ . The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75ALS162 is manufactured in a 22-pin dual-in-line N package and in 24-pin DW package, and is characterized for operation from 0°C to 70°C.



N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection.

CHANNEL IDENTIFICATION TABLE


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	
SC	System Control	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus Management
IFC	Interface Clear	
EOI	End or Identify	
DAV	Data Valid	
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	

## 4


### Line Drivers/Receivers

### ADVANCE INFORMATION

logic symbol†



logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▼ Designates 3-state outputs.

◎ Designates passive-pullup outputs.

[ ] Denotes pin numbers for DW package.

( ) Denotes pin numbers for N package.

RECEIVE/TRANSMIT FUNCTION TABLE



CONTROLS				BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS					
SC	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup> (Controlled by DC)	SRQ (Controlled by SC)	REN	IFC	EOI	DAV	NDAC	NRFD (Controlled by TE)		
H	H	H	H	R	T	T	T	T	T	R	R		
	H	H	L					R					
	L	L	H	T	R			R	R	T	T		
	L	L	L					T					
	H	L	X	R	T			R	R	T	T		
	L	H	X					T					
	H			T	T			T	T	R	R		
L								R					

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

### schematics of inputs and outputs



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1350 mW
N package . . . . .	1700 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

- NOTES: 1. All voltage values are with respect to network ground terminal.  
2. For operation above 25°C free-air temperature, derate the DW package to 864 mW at 70°C at the rate of 10.8 mW/°C, and derate the N package to 1088 mW at 70°C at the rate of 13.6 mW/°C.

**4**

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>			2		V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, I <sub>OH</sub>	Bus ports with 3-state outputs			-5.2	mA
	Terminal ports			-800	μA
Low-level output current, I <sub>OL</sub>	Bus ports			48	
	Terminal ports			16	mA
Operating free-air temperature, T <sub>A</sub>		0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub>	= -18 mA		-0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus		0.4	0.65		V	
V <sub>OH</sub> <sup>‡</sup>	High-level output voltage	Terminal	I <sub>OH</sub> = -800 $\mu$ A	2.7	3.5		V	
		Bus	I <sub>OH</sub> = -5.2 mA	2.5	3.3			
V <sub>OL</sub>	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA	0.3	0.5		V	
		Bus	I <sub>OL</sub> = 48 mA	0.35	0.5			
I <sub>I</sub>	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V		0.2	100	$\mu$ A	
I <sub>IH</sub>	High-level input current	Terminal and control inputs	V <sub>I</sub> = 2.7 V		0.1	20	$\mu$ A	
I <sub>IL</sub>	Low-level input current		V <sub>I</sub> = 0.5 V		-10	-100	$\mu$ A	
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	
				I <sub>I(bus)</sub> = -12 mA		-1.5		
I <sub>I/O(bus)</sub>	Current into bus port	Power on	Driver disabled	V <sub>I(bus)</sub> = -1.5 V to 0.4 V	-1.3			
				V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0	-3.2		
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V		+2.5		
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0	2.5		
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7	2.5		
I <sub>OS</sub>	Short-circuit output current	Power off	V <sub>CC</sub> = 0, V <sub>I(bus)</sub> = 0 V to 2.5 V			-40	$\mu$ A	
					-15	-35	-75	
					-25	-50	-125	
I <sub>CC</sub>	Supply current	No load, TE, DC, and SC low			55	75	mA	
C <sub>i/o(bus)</sub>	Bus-port capacitance	V <sub>CC</sub> = 5 V to 0 V, V <sub>I/O</sub> = 0 to 2 V, f = 1 MHz			30		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>‡</sup> V<sub>OH</sub> applies for three-state outputs only.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5 \text{ V}$



PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30 \text{ pF}$ , See Figure 1	10	20		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				12	20		
$t_{PLH}$ Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30 \text{ pF}$ , See Figure 2	5	10		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				7	14		
$t_{PZH}$ Output enable time to high level	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	$C_L = 15 \text{ pF}$ , See Figure 3	30			
$t_{PHZ}$ Output disable time from high level				20			ns
$t_{PZL}$ Output enable time to low level				45			
$t_{PLZ}$ Output disable time from low level				20			
$t_{PZH}$ Output enable time to high level	TE, DC, or SC	Terminal	$C_L = 15 \text{ pF}$ , See Figure 4	20			
$t_{PHZ}$ Output disable time from high level				25			ns
$t_{PZL}$ Output enable time to low level				30			
$t_{PLZ}$ Output disable time from low level				25			

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

### PARAMETER MEASUREMENT INFORMATION



**FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES**



**FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .

## PARAMETER MEASUREMENT INFORMATION






FIGURE 3. BUS ENABLE AND DISABLE TIMES




FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .

**TYPICAL CHARACTERISTICS**




FIGURE 5




FIGURE 6




FIGURE 7

4

Line Drivers/Receivers

**ADVANCE INFORMATION**

## TYPICAL CHARACTERISTICS




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

# 4

## Line Drivers/Receivers


- 8-Channel Bidirectional Transceivers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch-Free)

#### description

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or three-state mode. If Talk Enable (TE) is high, these outputs have the characteristics of open-collector outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and 400 millivolts minimum of guaranteed hysteresis for increased noise immunity.

Output glitches during power-up and power-down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ .

The SN75ALS163 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$



#### FUNCTION TABLES

EACH DRIVER


INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	X	L
H	X	L	Z
X	L	X	Z

EACH RECEIVER


INPUTS			OUTPUT
B	TE	PE	D
L	L	X	L
H	L	X	H
X	H	X	Z

H = high level, L = low level, X = irrelevant, Z = High-impedance state.

logic symbol†



logic diagram (positive logic)




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▽ Designates 3-state outputs.

◇ Designates open-collector outputs.

schematics of inputs and outputs



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16) inch from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package to 720 mW at 70°C at the rate of 9.0 mW/°C, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

4

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, I <sub>OH</sub>	Bus ports with pullups active		-10		mA
	Terminal ports		-800		µA
Low-level output current, I <sub>OL</sub>	Bus ports		48		
	Terminal ports		16		mA
Operating free-air temperature range, T <sub>A</sub>		0	70		°C

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub>	= -18 mA		-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ ) <sup>‡</sup>	Bus		0.4	0.65		V
V <sub>OH</sub> output voltage	High level	Terminal	I <sub>OH</sub> = -800 $\mu$ A, TE at 0.8 V	2.7	3.5		V
		Bus	I <sub>OH</sub> = -10 mA, PE and TE at 2 V	2.5	3.3		
V <sub>OL</sub> output voltage	Low-level	Terminal	I <sub>OL</sub> = 16 mA, TE at 0.8 V	0.3	0.5		V
		Bus	I <sub>OL</sub> = 48 mA, PE and TE at 2 V	0.35	0.5		
I <sub>OH</sub>	High-level output current (open-collector mode)	Bus	V <sub>O</sub> = 5.5 V, PE at 0.8 V, D and TE at 2 V			100	$\mu$ A
I <sub>OZ</sub>	Off-state output current (3-state mode)	Bus	PE at 2 V, TE at 0.8 V	V <sub>O</sub> = 2.7 V	20		$\mu$ A
				V <sub>O</sub> = 0.5 V		-100	
I <sub>I</sub>	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V		0.2	100	$\mu$ A
I <sub>IIH</sub>	High-level input current	Terminal PE or TE	V <sub>I</sub> = 2.7 V		0.1	20	$\mu$ A
I <sub>IIL</sub>	Low-level input current	Terminal PE or TE	V <sub>I</sub> = 0.5 V		-10	-100	$\mu$ A
I <sub>OS</sub> Short-circuit output current	Terminal			-15	-35	-75	mA
		Bus		-25	-50	-125	
I <sub>CC</sub>	Supply current	No load	Terminal outputs low and enabled	42	56		mA
			Bus outputs low and enabled	52	70		
C <sub>i/o(bus)</sub>	Bus-port capacitance	V <sub>CC</sub> = 5 V or 0 V, V <sub>I/O</sub> = 0 to 2 V, f = 1 MHz			30		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>.

**switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), V<sub>CC</sub> = 5 V**

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF, See Figure 1		10	20	ns
					12	20	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	Bus	Terminal	C <sub>L</sub> = 30 pF, See Figure 2		5	10	ns
					7	14	
t <sub>PZH</sub> Output enable time to high level	TE	Bus	C <sub>L</sub> = 15 pF, See Figure 3		11	20	ns
t <sub>PHZ</sub> Output disable time from high level					3	10	
t <sub>PZL</sub> Output enable time to low level					18	35	
t <sub>PLZ</sub> Output disable time from low level					5	20	
t <sub>PZH</sub> Output enable time to high level	TE	Terminal	C <sub>L</sub> = 15 pF, See Figure 4		5	20	ns
t <sub>PHZ</sub> Output disable time from high level					8	20	
t <sub>PZL</sub> Output enable time to low level					9	20	
t <sub>PLZ</sub> Output disable time from low level					8	20	
t <sub>en</sub> Output pull-up enable time	PE	Bus	C <sub>L</sub> = 15 pF, See Figure 5		3	10	ns
t <sub>dis</sub> Output pull-up disable time					4	12	

<sup>†</sup> All typical values are at T<sub>A</sub> = 25°C.

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES





FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .


B.  $C_L$  includes probe and jig capacitance.

4

Line Drivers/Receivers


ADVANCE INFORMATION

**PARAMETER MEASUREMENT INFORMATION**



**4**

**FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES**



**FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES**

**NOTES:** A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

## TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8

**TYPICAL CHARACTERISTICS**

Line Drivers/Receivers

4

Line Drivers/Receivers

ADVANCE INFORMATION




FIGURE 9




FIGURE 10






FIGURE 11

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Multicontrollers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down ( $V_{CC}$  = 0)
- Power-Up/Power-Down Protection (Glitch-Free)

#### description

The SN75ALS164 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS164 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS164 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at a high-impedance state) during  $V_{CC}$  power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75ALS164 is identical to the SN75ALS162 with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to pin 21, which is a standard totem-pole output.



NC—No internal connection.


CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	
SC	System Control	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus Management
IFC	Interface Clear	
EOI	End or Identify	
ATN + EOI	ATN logical OR EOI	Logic
DAV	Data Valid	
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75ALS164 is manufactured in a 22-pin dual-in-line N package and in 24-pin DW package, and is characterized for operation from 0°C to 70°C.

**logic symbol†**




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

△ Designates 3-state outputs.

◊ Designates passive-pullup outputs.

**logic diagram (positive logic)**



[ ] Denotes pin numbers for DW package.

( ) Denotes pin numbers for N package.

RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS					
SC	DC	TE	ATN <sup>†</sup>	SRQ (Controlled by DC)	REN	IFC	EOI	DAV	NDAC	NRFD (Controlled by TE)		
H	H	H	R	T	T	T	T	T	R	R		
	H	H					R	R	T	T		
	L	L	T	R			T	R	T	T		
	L	L					T	R	T	T		
	H	L	X	R			R	R	T	T		
	L	H	X	T			T	T	R	R		
	H	T	R	T			R	R	T	R		
L	R						R					

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

ATN + EOI FUNCTION TABLE

INPUTS		OUTPUT
ATN	EOI	ATN + EOI
H	X	H
X	H	H
L	L	L

**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1350 mW
N package . . . . .	1700 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16) inch from the case for 10 seconds: DW or N package . . . . .	260°C

- NOTES: 1. All voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, derate the DW package to 864 mW at 70°C at the rate of 10.8 mW/°C, and derate the N package to 1088 mW at 70°C at the rate of 13.6 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$	Bus ports with 3-state outputs			-5.2	mA
	Terminal ports			-800	
	ATN + EOI			-400	$\mu$ A
Low-level output current, $I_{OL}$	Bus ports			48	
	Terminal ports			16	
	ATN + EOI			4	mA
Operating free-air temperature, $T_A$		0	70		$^{\circ}$ C

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18$ mA			-0.8	-1.5	V
$V_{hys}$	Hysteresis ( $V_{T+} - V_{T-}$ )	Bus		0.4	0.65		V
$V_{OH}^{\ddagger}$	High-level output voltage	Terminal	$I_{OH} = -800$ $\mu$ A	2.7	3.5		V
		Bus	$I_{OH} = -5.2$ mA	2.5	3.3		
		ATN + EOI	$I_{OH} = -400$ $\mu$ A	2.7			
$V_{OL}$	Low-level output voltage	Terminal	$I_{OL} = 16$ mA	0.3	0.5		V
		Bus	$I_{OL} = 48$ mA	0.35	0.5		
		ATN + EOI	$I_{OL} = 4$ mA		0.4		
$I_I$	Input current at maximum input voltage	Terminal <sup>§</sup>	$V_I = 5.5$ V	0.2	100		$\mu$ A
		ATN, EOI	$V_I = 5.5$ V		200		
$I_{IH}$	High-level input current	Terminal	$V_I = 2.7$ V	0.1	20		$\mu$ A
		control			40		
$I_{IL}$	Low-level input current	ATN, EOI	$V_I = 2.7$ V				$\mu$ A
		Terminal, control	$V_I = 0.5$ V	-10	-100		
$V_{I/O(bus)}$	Voltage at bus port	Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	V
			$I_{I(bus)} = -12$ mA		-1.5		
$I_{I/O(bus)}$	Current into bus port	Power on	$V_{I(bus)} = -1.5$ V to 0.4 V	-1.3			mA
			$V_{I(bus)} = 0.4$ V to 2.5 V	0	-3.2		
			$V_{I(bus)} = 2.5$ V to 3.7 V		+2.5		
			$V_{I(bus)} = 3.7$ V to 5 V	0	2.5		
			$V_{I(bus)} = 5$ V to 5.5 V	0.7	2.5		
			$V_{I(bus)} = 0$ V to 2.5 V		-40		
$I_{OS}$	Short-circuit output current	Power off	$V_{CC} = 0$ , $V_{I(bus)} = 0$ V to 2.5 V				$\mu$ A
			Terminal	-15	-35	-75	
			Bus	-25	-50	-125	
$I_{CC}$	Supply current	No load, TE, DC, and SC low		55	75		mA
		$V_{CC} = 5$ V to 0 V, $V_{I/O} = 0$ to 2 V, $f = 1$ MHz			30		
$C_{i/o(bus)}$	Bus-port capacitance						pF

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^{\circ}$ C.<sup>‡</sup>  $V_{OH}$  applies for three-state outputs only.<sup>§</sup> Except ATN and EOI terminal pins.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5\text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$ , See Figure 1	10	20		ns
				12	20		
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	Bus	Terminal	$C_L = 30\text{ pF}$ , See Figure 2	5	10		ns
				7	14		
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Terminal ATN or Terminal EOI	ATN + EOI	$C_L = 15\text{ pF}$ , See Figure 3	3.5	10		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	Terminal ATN or Terminal EOI	ATN + EOI	$C_L = 15\text{ pF}$ , See Figure 3	7	15		ns
t <sub>PZH</sub> Output enable time to high level	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	$C_L = 15\text{ pF}$ , See Figure 4	30			ns
				20			
				45			
				20			
t <sub>PZL</sub> Output disable time from high level	TE, DC, or SC	Terminal	$C_L = 15\text{ pF}$ , See Figure 5	20			ns
t <sub>PHZ</sub> Output enable time to low level				25			
t <sub>PZL</sub> Output disable time from low level				30			
t <sub>PLZ</sub> Output enable time to high level				25			

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES






FIGURE 3. ATN+EOI PROPAGATION DELAY TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .


C. All diodes are 1N916 or 1N3064.

**PARAMETER MEASUREMENT INFORMATION**



**4**


Line Drivers/Receivers



**FIGURE 4. BUS ENABLE AND  
DISABLE TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .



**FIGURE 5. TERMINAL ENABLE  
AND DISABLE TIMES**

**ADVANCE INFORMATION**

## TYPICAL CHARACTERISTICS

TERMINAL HIGH-LEVEL OUTPUT VOLTAGE


vs  
HIGH-LEVEL OUTPUT CURRENT

FIGURE 6

TERMINAL LOW-LEVEL OUTPUT VOLTAGE


vs  
LOW-LEVEL OUTPUT CURRENT

FIGURE 7

TERMINAL OUTPUT VOLTAGE

vs

BUS INPUT VOLTAGE




FIGURE 8

**TYPICAL CHARACTERISTICS**




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

## MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- No Loading of Bus When Device is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch-Free)
- Driver and Receiver Can Be Disabled Simultaneously

**description**

The SN75ALS165 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device designed for two-way data communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or three-state mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. Taking TE and PE low places both the drivers and receivers in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when  $V_{CC} = 0$ . When combined with the SN75ALS161 or SN75ALS162 management bus transceiver, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS165 is manufactured in a 20-pin package and is characterized for operation from 0°C to 70°C.

**FUNCTION TABLES****EACH DRIVER**

INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	X	L
H	X	L	Z <sup>†</sup>
X	L	X	Z <sup>†</sup>


**EACH RECEIVER**

INPUTS			OUTPUT
B	TE	PE	D
L	L	H	L
H	L	H	H
X	H	X	Z
X	X	L	Z

H = high level, L = low level, X = irrelevant,  
Z = high-impedance state.

<sup>†</sup>This is the high-impedance state of a normal 3-state output modified by the internal resistors to  $V_{CC}$  and ground.

**logic symbol†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▽ Designates 3-state outputs.


▷ Designates passive-pullup outputs.

**logic diagram (positive logic)**




**schematics of inputs and outputs**

**EQUIVALENT OF ALL CONTROL INPUTS**



**EQUIVALENT OF ALL INPUT/OUTPUT PORTS**



Driver output  $R_{req} = 30 \Omega$  NOM

Receiver output  $R_{req} = 110 \Omega$  NOM

Circuit inside dashed lines is on the driver outputs only.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	1125 mW
J package . . . . .	1375 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package to 720 mW at 70°C at the rate of 9.0 mW/°C, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$			0.8		V
High-level output current, $I_{OH}$	Bus ports with pullups active		-5.2		mA
	Terminal ports		-800		μA
Low-level output current, $I_{OL}$	Bus ports		48		
	Terminal ports		16		mA
Operating free-air temperature, $T_A$		0	70		°C

**SN75ALS165**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

**ADVANCE  
 INFORMATION**

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub>	= -18 mA		-0.8	-1.5	V	
V <sub>HYS</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus		0.4	0.65		V	
V <sub>OH</sub> <sup>‡</sup>	High-level output voltage	Terminal	I <sub>OH</sub> = -800 $\mu$ A, TE at 0.8 V	2.7	3.5		V	
		Bus	I <sub>OH</sub> = -5.2 mA, PE and TE at 2 V	2.5	3.3			
V <sub>OL</sub>	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA, TE at 0.8 V		0.3	0.5	V	
		Bus	I <sub>OL</sub> = 48 mA, TE at 2 V		0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V		0.2	100	$\mu$ A	
I <sub>IIH</sub>	High-level input current	Terminal and control inputs	V <sub>I</sub> = 2.7 V		0.1	20	$\mu$ A	
I <sub>IIL</sub>	Low-level input current		V <sub>I</sub> = 0.5 V		-10	-100	$\mu$ A	
V <sub>I/O(bus)</sub> Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	V	
			I <sub>I(bus)</sub> = -12 mA			-1.5		
I <sub>I/O(bus)</sub> Current into bus port	Power on	Driver disabled	V <sub>I(bus)</sub> = -1.5 V to 0.4 V	-1.3			mA	
			V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0	-3.2			
			V <sub>I(bus)</sub> = 2.5 V to 3.7 V		+2.5			
			V <sub>I(bus)</sub> = 3.7 V to 5 V	0	-3.2			
			V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7	2.5			
		Power off	V <sub>CC</sub> = 0, V <sub>I(bus)</sub> = 0 V to 2.5 V			-40	$\mu$ A	
I <sub>OS</sub>	Short-circuit output current	Terminal			-15	-35	-75	mA
		Bus			-25	-50	-125	
I <sub>CC</sub> Supply current		No load	Terminal outputs low and enabled	42	56		mA	
			Bus outputs low and enabled	52	70			
C <sub>i/o(bus)</sub>	Bus-port capacitance		V <sub>CC</sub> = 5 V to 0 V, V <sub>I/O</sub> = 0 to 2 V, f = 1 MHz		30		pF	

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


<sup>‡</sup>V<sub>OH</sub> applies for three-state outputs only.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5\text{ V}$


PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$ , See Figure 1	10	20	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output						12	20
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$ , See Figure 2	5	10	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output						7	14
t <sub>PZH</sub> Output enable time to high level	TE	Bus	$C_L = 15\text{ pF}$ , See Figure 3	11	20	ns	
t <sub>PHZ</sub> Output disable time from high level						3	10
t <sub>PZL</sub> Output enable time to low level						18	35
t <sub>PLZ</sub> Output disable time from low level						5	20
t <sub>PZH</sub> Output enable time to high level	TE	Terminal	$C_L = 15\text{ pF}$ , See Figure 4	5	20	ns	
t <sub>PHZ</sub> Output disable time from high level						8	20
t <sub>PZL</sub> Output enable time to low level						9	20
t <sub>PLZ</sub> Output disable time from low level						8	20
t <sub>ten</sub> Output pull-up enable time	PE	Terminal	$C_L = 15\text{ pF}$ , See Figure 5	3	10	ns	
t <sub>dis</sub> Output pull-up disable time						4	12

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

**PARAMETER MEASUREMENT INFORMATION**




TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES




FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

## TYPICAL CHARACTERISTICS

BUS HIGH-LEVEL OUTPUT VOLTAGE

vs

BUS HIGH-LEVEL OUTPUT CURRENT




FIGURE 9

BUS LOW-LEVEL OUTPUT VOLTAGE

vs

BUS LOW-LEVEL OUTPUT CURRENT




FIGURE 10

BUS OUTPUT VOLTAGE

vs

TERMINAL INPUT VOLTAGE




FIGURE 11

# 4

## Line Drivers/Receivers


# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVERS

D2904, JULY 1985

- Meets EIA Standard RS-422-A
- High-Speed, Low-Power ALS Design
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output Enable Inputs
- Improved Replacement for the AM26LS31

**SN75ALS192 . . . D, J, N DUAL-IN-LINE PACKAGE  
(TOP VIEW)**



FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES		OUTPUTS	
	G	G̅	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

H = high level, L = low level,

Z = high impedance (off),

X = irrelevant

4

Line Drivers/Receivers


### description

This quadruple complementary-output line driver is designed for data transmission over twisted-pair or parallel-wire transmission lines. It meets the requirements of EIA Standard RS-422-A and is compatible with 3-state TTL circuits. Advanced Low-Power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 milliamperes, while typical propagation delay time is less than 10 nanoseconds.


High-impedance inputs maintain input currents low, less than 1 microampere for a high level and less than 100 microamperes for a low level. Complementary control inputs, G and G̅, allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 megabits per second and is designed to operate with the SN75ALS193 quadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

### logic symbol†



### logic diagram (positive logic)




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVERS

### schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage, V <sub>I</sub> . . . . .	7 V
Output off-state voltage . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1000 mW
N package . . . . .	875 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C

- NOTES: 1. All voltage values except differential output voltage V<sub>OD</sub> are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Table. In the J package, SN75ALS192 chips are glass mounted.

DISSIPATION DERATING TABLE

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>	T <sub>A</sub> = 70° POWER RATING
D	950 mW	7.6 mW/°C	25°C	608 mW
J (Glass mount)	1000 mW	8.2 mW/°C	28°C	656 mW
N	875 mW	7.0 mW/°C	25°C	560 mW

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-20	mA
Low-level output current, $I_{OL}$			20	mA
Operating free-air temperature, $T_A$	0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**


PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = 4.75 \text{ V}$ , $I_I = -18 \text{ mA}$		-1.5		V
$V_{OH}$ High-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -20 \text{ mA}$	2.5			V
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 20 \text{ mA}$		0.5		V
$I_{OZ}$ Off-state (high-impedance state) output current	$V_{CC} = 5.25 \text{ V}$ $V_O = 0.5 \text{ V}$ $V_O = 2.5 \text{ V}$		-20	20	μA
$I_I$ Input current at maximum input voltage	$V_{CC} = 5.25 \text{ V}$ , $V_I = 7 \text{ V}$		0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 2.7 \text{ V}$		20		μA
$I_{IL}$ Low-level input current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 0.4 \text{ V}$		0.2		mA
$I_{OS}$ Short-circuit output current <sup>‡</sup>	$V_{CC} = 5.25 \text{ V}$	-30	-150		mA
$I_{CC}$ Supply current (all drivers)	$V_{CC} = 5.25 \text{ V}$ , All outputs disabled	26	45		mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .<sup>‡</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$  (see Figure 1)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output			6	13	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			9	14	ns
Output-to-output skew	$C_L = 30 \text{ pF}$ , S1 and S2 open		3	6	ns
$t_{PZH}$ Output enable time to high level	$R_L = 75 \Omega$		11	15	ns
$t_{PZL}$ Output enable time to low level	$R_L = 180 \Omega$		16	20	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 10 \text{ pF}$ , S1 and S2 closed		8	15	ns
$t_{PLZ}$ Output disable time from low level			18	20	ns

**SN75ALS192**  
**QUADRUPLE DIFFERENTIAL LINE DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**




**PROPAGATION DELAY TIMES AND SKEW**

**4**

Line Drivers/Receivers

**ENABLE AND DISABLE TIMES**

**VOLTAGE WAVEFORMS**



**TEST CIRCUIT**

- NOTES:**
- When measuring propagation delay times and skew, switches  $S_1$  and  $S_2$  are open.
  - Each enable is tested separately.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the enable inputs.
  - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the enable inputs.
  - $C_L$  includes probe and jig capacitance.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \approx 50 \Omega$ ,  $t_r \leq 15$  ns, and  $t_f \leq 6$  ns.

**FIGURE 1. SWITCHING TIMES**

**TYPICAL CHARACTERISTICS**




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

NOTE 3: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVERS

4

Line Drivers/Receivers




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9

- NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.  
 4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE

vs

FREE-AIR TEMPERATURE




FIGURE 10

LOW-LEVEL OUTPUT VOLTAGE

vs

OUTPUT CURRENT




FIGURE 11

SUPPLY CURRENT

vs

SUPPLY VOLTAGE




FIGURE 12

SUPPLY CURRENT

vs

SUPPLY VOLTAGE




FIGURE 13

NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

# SN75ALS192

## QUADRUPLE DIFFERENTIAL LINE DRIVERS

### TYPICAL CHARACTERISTICS




FIGURE 14

4

Line Drivers/Receivers


- Meets EIA Standards RS-422-A and RS-423-A
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range . . . -7 V to 7 V
- Input Sensitivity . . .  $\pm 200$  mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- Operates from Single 5-Volt Supply
- Low  $I_{CC}$  Requirements:  
 $I_{CC}$  . . . 35 mA Max
- Improved Speed and Power Consumption Compared to AM26LS32A

**description**


The SN75ALS193 is a monolithic quadruple line receiver with three-state outputs designed using Advanced Low-Power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly less power requirements and permits much higher data throughput than other designs. The device meets the specifications of EIA Standards RS-422-A and RS-423-A. It features three-state outputs that permit direct connection to a bus-organized system with a Fail-Safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm 200$  millivolts over a common-mode input voltage range of -7 to 7 volts. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS193 is designed for optimum performance when used with the SN75ALS192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0°C to 70°C.


J DUAL-IN-LINE PACKAGE  
(TOP VIEW)

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



**SN75ALS193**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL A-B	ENABLES		OUTPUT Y
	G	$\bar{G}$	
$V_{ID} \geq 0.2 \text{ V}$	H	X	H
	X	L	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	X	?
	X	L	?
$V_{ID} \leq -0.2 \text{ V}$	H	X	L
	X	L	L
X	L	H	Z

H = high level

L = low level

X = irrelevant

? = indeterminate


Z = high-impedance (off)

**4**

schematics of inputs and outputs

Line Drivers/Receivers

ADVANCE INFORMATION



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage, A or B inputs . . . . .	$\pm 15$ V
Differential input voltage (see Note 2) . . . . .	$\pm 15$ V
Enable input voltage . . . . .	7 V
Low-level output current . . . . .	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1025 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate to 656 mW at 70°C at the rate of 8.2 mW/°C. In the J package, SN75ALS193 chips are glass mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$			$\pm 7$	V
Differential input voltage, $V_{ID}$			$\pm 12$	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-400	$\mu$ A
Low-level output current, $I_{OL}$			16	mA
Operating free-air temperature, $T_A$	0		70	°C

**SN75ALS193**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage			200	mV
V <sub>T-</sub>	Negative-going threshold voltage		-200 <sup>‡</sup>		mV
V <sub>hys</sub>	Hysteresis <sup>§</sup>		120		mV
V <sub>IK</sub>	Enable-input clamp voltage	I <sub>I</sub> = -18 mA		-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -400 μA	2.7	3.6	V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV	I <sub>OL</sub> = 8 mA	0.45	V
			I <sub>OL</sub> = 16 mA	0.5	
I <sub>OZ</sub>	High-impedance-state output current	V <sub>CC</sub> = 5.25 V	V <sub>O</sub> = 2.4 V	20	
			V <sub>O</sub> = 0.4 V	-20	μA
I <sub>I</sub>	Line input current	Other input at 0 V, See Note 4	V <sub>I</sub> = 15 V	0.7	1.2
			V <sub>I</sub> = -15 V	-1.0	-1.7
I <sub>IH</sub>	High-level enable-input current		V <sub>IH</sub> = 2.7 V	20	
			V <sub>IH</sub> = 5.25 V	100	μA
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V		-100	μA
	Input resistance			12	18
I <sub>OS</sub>	Short-circuit output current	V <sub>ID</sub> = 3 V, See Note 5	V <sub>O</sub> = 0,	-15	-78
				-130	mA
I <sub>CC</sub>	Supply current	Outputs disabled		22	35

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup>Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>.


NOTES: 4. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.

5. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.


**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -2.5 V to 2.5 V, C <sub>L</sub> = 15 pF, See Figure 2	15	22	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		15	22	ns
t <sub>PZH</sub>	Output enable time to high level	C <sub>L</sub> = 15 pF,	13	25	
t <sub>PZL</sub>	Output enable time to low level		11	25	ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>L</sub> = 15 pF,	13	25	
t <sub>PLZ</sub>	Output disable time from low level		15	22	ns


**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 1.  $V_{OH}$ ,  $V_{OL}$**



**TEST CIRCUIT**





**VOLTAGE WAVEFORMS**

**NOTES:** A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.  
B.  $C_L$  includes probe and jig capacitance.


**FIGURE 2.  $t_{PLH}$ ,  $t_{PHL}$**

**PARAMETER MEASUREMENT INFORMATION**



4 VOLTAGE WAVEFORMS FOR  $t_{PHZ}$ ,  $t_{PZH}$

VOLTAGE WAVEFORMS FOR  $t_{PLZ}$ ,  $t_{PZL}$







LOAD CIRCUIT

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Enable G is tested with  $\bar{G}$  high;  $\bar{G}$  is tested with G low.

FIGURE 3.  $t_{PHZ}$ ,  $t_{PZH}$ ,  $t_{PLZ}$ ,  $t_{PZL}$

**TYPICAL CHARACTERISTICS**



**TYPICAL CHARACTERISTICS**

**4**

Line Drivers/Receivers




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

## TYPICAL CHARACTERISTICS




FIGURE 12




FIGURE 13




FIGURE 14

**SN75ALS193**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

**TYPICAL CHARACTERISTICS**




FIGURE 15




FIGURE 16




FIGURE 17




FIGURE 18

**TYPICAL CHARACTERISTICS**




FIGURE 19




FIGURE 20




FIGURE 21




FIGURE 22

**4**

**Line Drivers/Receivers**

QUADRUPLE DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

D2917, OCTOBER 1985—REVISED OCTOBER 1986



- Meets EIA Standard RS-422-A
- High-Speed ALS Design
- 3-State TTL-Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Two Pairs of Drivers Independently Enabled
- Designed as a Replacement for the MC3487 with Improvements:  $I_{CC}$  50% Lower, Switching Speed 30% Faster

**description**


This quadruple complementary-output line driver is designed for data transmission over twisted-pair or parallel-wire transmission lines. It meets the requirements of EIA Standard RS-422-A and is compatible with 3-state TTL circuits. Advanced Low-Power Schottky technology provides high speed without the usual power penalty. Standby supply current is typically only 26 milliamperes, while typical propagation delay time is less than 10 nanoseconds and enable/disable times are typically less than 16 nanoseconds.

High-impedance inputs keep input currents low, less than 1 microampere for a high level and less than 100 microamperes for a low level. The driver circuits can be enabled in pairs by separate active-high enable inputs. The SN75ALS194 is capable of data rates in excess of 10 megabits per second and is designed to operate with the SN75ALS195 quadruple line receiver.

The SN75ALS194 is characterized for operation from 0°C to 70°C.

**logic symbol†****logic diagram (positive logic)**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



FUNCTION TABLE (EACH DRIVER)


INPUT	OUTPUT ENABLE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	High-Impedance	High-Impedance

H = TTL high level, L = TTL low level, X = irrelevant

# SN75ALS194

## QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

### schematics of inputs and outputs



4

Line Drivers/Receivers

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage, $V_I$ . . . . .	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	1150 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Table.

DISSIPATION DERATING TABLE

PACKAGE	TA = 25°C POWER RATING	DERATING FACTOR	ABOVE TA	TA = 70°C POWER RATING
D	950 mW	7.6 mW/°C	25°C	608 mW
J (Glass mount)	1025 mW	8.2 mW/°C	25°C	656 mW
N	1150 mW	9.2 mW/°C	25°C	736 mW

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-20	mA
Low-level output current, $I_{OL}$			48	mA
Operating free-air temperature, $T_A$	0		70	°C

SN75ALS194  
QUADRUPLE DIFFERENTIAL LINE DRIVER  
WITH 3-STATE OUTPUTS

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$I_{OH} = -20 \text{ mA}$		2.5		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 48 \text{ mA}$			0.5	V
$V_O$	Output voltage	$I_O = 0$	0	6		V
$ V_{OD1} $	Differential output voltage	$I_O = 0$	2	6		V
$ V_{OD2} $	Differential output voltage	$R_L = 100 \Omega$ , See Figure 1	$\frac{1}{2} V_{OD1}$			V
$\Delta V_{OD1} $	Change in magnitude of differential output voltage‡		2			
$V_{OC}$	Common-mode output voltage			±0.4		V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage‡			±3		V
$I_O$	Output current with power off	$V_{CC} = 0$	$V_O = 6 \text{ V}$	100		$\mu\text{A}$
			$V_O = -0.25 \text{ V}$	-100		
$I_{OZ}$	High-impedance state output current	Output enables at 0.8 V	$V_O = 2.7 \text{ V}$	100		$\mu\text{A}$
			$V_O = 0.5 \text{ V}$	-100		
$I_I$	Input current at maximum input voltage	$V_I = 5.5 \text{ V}$		100		$\mu\text{A}$
$I_{IH}$	High-level input current	$V_I = 2.7 \text{ V}$		50		$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0.5 \text{ V}$		-200		$\mu\text{A}$
$I_{OS}$	Short-circuit output current§	$V_I = 2 \text{ V}$		-40	-140	mA
$I_{CC}$	Supply current (all drivers)	$V_{CC} = 5.25 \text{ V}$ , All outputs disabled		26	45	mA

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡  $\Delta|V_{OD1}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output			6	13	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			9	14	ns
	Output-to-output skew	$C_L = 15 \text{ pF}$ , See Figure 1		3.5	6	ns
$t_{TD}$	Differential-output transition time	$C_L = 15 \text{ pF}$ , See Figure 2		8	14	ns
$t_{PZH}$	Output enable time to high level			9	12	ns
$t_{PZL}$	Output enable time to low level			12	20	ns
$t_{PHZ}$	Output disable time from high level	$C_L = 50 \text{ pF}$ , See Figure 3		9	14	ns
$t_{PLZ}$	Output disable time from low level			12	15	ns

### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A
$V_O$	$V_{Oa}, V_{Ob}$
$ V_{OD1} $	$V_O$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$ I_{sal},  I_{sb} $
$I_O$	$ I_{xa},  I_{xb} $






FIGURE 1. DRIVER  $V_{OD}$  AND  $V_{OC}$

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



**FIGURE 2. PROPAGATION DELAY TIMES**




**FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES**


- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 1$  MHz, duty cycle = 50%,  $Z_0 = 50 \Omega$ .  
 B.  $C_L$  includes probe and stray capacitance.  
 C. All diodes are 1N916 or 1N3064.

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES:
- A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 1$  MHz, duty cycle = 50%,  $Z_0 = 50 \Omega$ .
  - B.  $C_L$  includes probe and stray capacitance.
  - C. All diodes are 1N916 or 1N3064.

FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8

NOTE 3: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

NOTES: 3. The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.  
4. The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

4

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS**




FIGURE 13




FIGURE 14




FIGURE 15





FIGURE 16

NOTE 4: The A input is connected to ground during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

**SN75ALS194**  
**QUADRUPLE DIFFERENTIAL LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

**TYPICAL CHARACTERISTICS**



**FIGURE 17**

**4**

**Line Drivers/Receivers**

# 4

## Line Drivers/Receivers

## ADVANCE INFORMATION

# SN75ALS195

## QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

D2928; JUNE 1986—REVISED OCTOBER 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- $-7\text{ V}$  to  $7\text{ V}$  Common-Mode Range with 200-mV Sensitivity
- 3-State TTL-Compatible Outputs
- High Input Impedance . . .  $12\text{ k}\Omega$  Min
- Input Hysteresis . . . 120 mV Typ
- Single 5-V Supply Operation
- Low Supply Current Requirement . . . 35 mA Max
- Improved Speed and Power Consumption Compared to MC3486


### description

The SN75ALS195 is a monolithic quadruple line receiver with three-state outputs designed using Advanced Low-Power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication, providing significantly less power consumption and permitting much higher data throughput than other designs. The device meets the specifications of EIA Standards RS-422-A and RS-423-A.


The SN75ALS195 features three-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm 200$  millivolts over a common-mode input voltage range of  $\pm 7$  volts. It also features an active-high enable function for each of two receiver pairs. The SN75ALS195 is designed for optimum performance when used with the SN75ALS194 quadruple differential line driver.

The SN75ALS195 is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

J PACKAGE.  
(TOP VIEW)





logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



**SN75ALS195**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL A-B	ENABLES		OUTPUT Y
	G	$\bar{G}$	
$V_{ID} \geq 0.2$ V	H	X	H
	X	L	H
$-0.2$ V < $V_{ID} < 0.2$ V	H	X	?
	X	L	?
$V_{ID} \leq -0.2$ V	H	X	L
	X	L	L
X	L	H	Z

H = high level

L = low level


X = irrelevant

? = indeterminate

Z = high-impedance (off)

4

schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage, A or B inputs, V <sub>I</sub> . . . . .	±15 V
Differential input voltage (see Note 2) . . . . .	±15 V
Enable input voltage . . . . .	7 V
Low-level output current . . . . .	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1025 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operating above 25°C free-air temperature, derate the J package to 656 mW at 70°C at the rate of 8.2 mW/°C. In the J package, SN75ALS195 chips are glass mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>			±7	V
Differential input voltage, V <sub>ID</sub>			±12	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, I <sub>OH</sub>			-400	µA
Low-level output current, I <sub>OL</sub>			16	mA
Operating free-air temperature, T <sub>A</sub>	0	70		°C

**SN75ALS195**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
$V_{T+}$ Positive-going threshold voltage				200	mV	
$V_{T-}$ Negative-going threshold voltage		-200‡			mV	
$V_{hys}$ Hysteresis§			120		mV	
$V_{IK}$ Enable-input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{ID} = 200 \text{ mV}$ , $I_{OH} = -400 \mu\text{A}$	2.7	3.6		V	
$V_{OL}$ Low-level output voltage	$V_{ID} = -200 \text{ mV}$	$I_{OL} = 8 \text{ mA}$	0.45		V	
		$I_{OL} = 16 \text{ mA}$	0.5			
$I_{OZ}$ High-impedance state output current	$V_{IL} = 0.8 \text{ V}$ , $V_O = 2.7 \text{ V}$	$V_{ID} = -3 \text{ V}$ ,		20	$\mu\text{A}$	
	$V_{IL} = 0.8 \text{ V}$ , $V_O = 0.5 \text{ V}$	$V_{ID} = 3 \text{ V}$ ,		-20		
$I_I$ Line input current	Other input at 0 V, See Note 4	$V_I = 15 \text{ V}$	0.7	1.2	mA	
		$V_I = -15 \text{ V}$	-1.0	-1.7		
$I_{IH}$ High-level enable-input current		$V_{IH} = 2.7 \text{ V}$	20		$\mu\text{A}$	
		$V_{IH} = 5.25 \text{ V}$	100			
$I_{IL}$ Low-level enable-input current	$V_{IL} = 0.4 \text{ V}$			-100	$\mu\text{A}$	
Input resistance			12	18	$k\Omega$	
$I_{OS}$ Short-circuit output current	$V_{ID} = 3 \text{ V}$ , See Note 5	$V_O = 0$ ,	-15	-78	-130	mA
$I_{CC}$ Supply current	Outputs disabled		22	35	mA	

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.

§ Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ .



NOTES: 4. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.

5. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.


**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$V_{ID} = 0 \text{ V}$ to $3 \text{ V}$ , $C_L = 15 \text{ pF}$ , See Figure 2		15	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output		15	22		ns
$t_{PZH}$ Output enable time to high level	$C_L = 15 \text{ pF}$ ,		13	25	ns
$t_{PZL}$ Output enable time to low level	See Figure 3		11	25	
$t_{PHZ}$ Output disable time from high level	$C_L = 15 \text{ pF}$ ,		13	25	ns
$t_{PLZ}$ Output disable time from low level	See Figure 3		15	22	

## PARAMETER MEASUREMENT INFORMATION

FIGURE 1.  $V_{OH}$ ,  $V_{OL}$ 

TEST CIRCUIT



4

Line Drivers/Receivers

ADVANCE INFORMATION

FIGURE 2. PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{out} = 50 \Omega$ ,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.



**SN75ALS195**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

**4**

**Line Drivers/Receivers**

**ADVANCE INFORMATION**




**VOLTAGE WAVEFORMS**


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064 or equivalent.

**FIGURE 3. ENABLE AND DISABLE TIMES**


**TYPICAL CHARACTERISTICS**




**FIGURE 4**



**FIGURE 5**



**FIGURE 6**



**FIGURE 7**

**4**

**Line Drivers/Receivers**

**ADVANCE INFORMATION**

**SN75ALS195**  
**QUADRUPLE DIFFERENTIAL LINE RECEIVER**  
**WITH 3-STATE OUTPUTS**

**ADVANCE  
INFORMATION**

**TYPICAL CHARACTERISTICS**




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13










FIGURE 14




**TYPICAL CHARACTERISTICS**




**FIGURE 19**



**FIGURE 20**



**FIGURE 21**



**FIGURE 22**

# 4

## Line Drivers/Receivers

# uA9636AC

## DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

D2608, OCTOBER 1980—REVISED SEPTEMBER 1986

- Meets EIA Standards RS-423-A and RS-232-C and Federal Standard 1030
- Slew Rate Control
- Output Short-Circuit-Current Limiting
- Wide Supply Voltage Range
- 8-Pin Dual-In-Line Package
- Designed to be Interchangeable with Fairchild 9636A


### description

The uA9636AC is a dual single-ended line driver designed to meet EIA Standards RS-423-A and RS-232-C and Federal Standard 1030. The slew rates of both amplifiers are controlled by a single external resistor,  $R_{WS}$ , connected between the wave-shape-control terminal and ground. Output current limiting is provided. Inputs are compatible with TTL and CMOS and are diode-protected against negative transients. This device operates from  $\pm 12$  volts and is supplied in an 8-pin dual-in-line package.


The uA9636AC is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

### schematics of inputs and outputs

D, JG, OR P DUAL-IN-LINE<sup>2</sup> PACKAGE  
(TOP VIEW)




logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram



EQUIVALENT OF EACH INPUT



TYPICAL OF ALL OUTPUTS



# uA9636AC

## DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply voltage range, V <sub>CC+</sub> (see Note 1) . . . . .	V <sub>CC-</sub> to 15 V
Negative supply voltage range, V <sub>CC-</sub> . . . . .	0.5 V to -15 V
Output voltage . . . . .	±15 V
Output current . . . . .	±150 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	725 mW
JG package . . . . .	825 mW
P package . . . . .	1000 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and P packages . . . . .	260°C

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, uA9636AC chips are glass mounted. In the P package, use the 8.0 mW/°C curve for these devices.

## 4

### Line Drivers/Receivers

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>		10.8	12	13.2	V
Negative supply voltage, V <sub>CC-</sub>		-10.8	-12	-13.2	V
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
Wave-shaping resistor, R <sub>WS</sub>		10	1000		kΩ
Operating free-air temperature, T <sub>A</sub>		0	70		°C

#### electrical characteristics over recommended range of free-air temperature, supply voltage, and wave-shaping resistance (unless otherwise noted)

PARAMETER	TEST CONDITIONS			(See Note 3)	UNIT
	MIN	TYP <sup>†</sup>	MAX		
V <sub>IK</sub> Input clamp voltage	I <sub>I</sub> = -15 mA			-1.1	-1.5
V <sub>OH</sub> High-level output voltage	V <sub>I</sub> = 0.8 V	R <sub>L</sub> = ∞	5	5.6	6
		R <sub>L</sub> = 3 kΩ to ground	5	5.6	6
		R <sub>L</sub> = 450 Ω to ground	4	5.4	6
V <sub>OL</sub> Low-level output voltage	V <sub>I</sub> = 2 V	R <sub>L</sub> = ∞	-6	-5.7	-5
		R <sub>L</sub> = 3 kΩ to ground	-6	-5.6	-5
		R <sub>L</sub> = 450 Ω to ground	-6	-5.4	-4
I <sub>IH</sub> High-level input current	V <sub>I</sub> = 2.4 V			10	
	V <sub>I</sub> = 5.5 V			100	μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0.4 V			-20	-80
I <sub>O</sub> Output current (power off)	V <sub>CC</sub> ± = 0, V <sub>O</sub> = ±6 V			±100	μA
I <sub>OS</sub> Short-circuit output current <sup>‡</sup>	V <sub>I</sub> = 2 V			15	25
	V <sub>I</sub> = 0			-15	-40
r <sub>O</sub> Output resistance	R <sub>L</sub> = 450 Ω			25	50
I <sub>CC+</sub> Positive supply current	V <sub>CC</sub> = ±12 V, V <sub>I</sub> = 0,			13	18
	R <sub>WS</sub> = 100 kΩ, Output open				mA
I <sub>CC-</sub> Negative supply current	V <sub>CC</sub> = ±12 V, V <sub>I</sub> = 0,			-13	-18
	R <sub>WS</sub> = 100 kΩ, Output open				mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = ±12 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>Not more than one output should be shorted to ground at a time.


NOTE 3: The algebraic convention, in which the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for logic voltage levels, e.g., when -5 V is the maximum, the minimum is a more-negative voltage.

uA9636AC  
DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

switching characteristics,  $V_{CC\pm} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , see Figure 1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{TLH}$ Transition time, low-to-high-level output	$R_L = 450 \Omega$ , $C_L = 30 \text{ pF}$	$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4
		$R_{WS} = 100 \text{ k}\Omega$	8	11	14
		$R_{WS} = 500 \text{ k}\Omega$	40	55	70
		$R_{WS} = 1 \text{ M}\Omega$	80	110	140
$t_{THL}$ Transition time, high-to-low-level output	$R_L = 450 \Omega$ , $C_L = 30 \text{ pF}$	$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4
		$R_{WS} = 100 \text{ k}\Omega$	8	11	14
		$R_{WS} = 500 \text{ k}\Omega$	40	55	70
		$R_{WS} = 1 \text{ m}\Omega$	80	110	140

PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $Z_{out} = 50 \Omega$ , PRR  $\leq 1 \text{ kHz}$ , duty cycle = 50%.


FIGURE 1. TRANSITION TIMES

**uA9636AC**  
**DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE**


**TYPICAL CHARACTERISTICS**




**FIGURE 2**



**FIGURE 3**



**FIGURE 4**



**FIGURE 5**




FIGURE 6

## TYPICAL APPLICATION DATA




FIGURE 7. RS-423-A SYSTEM APPLICATION

4

Line Drivers/Receivers

# uA9637AM, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER

D2609, SEPTEMBER 1980—REVISED NOVEMBER 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line and "Small Outline" Packages
- Similar to SN75157 except for Corner VCC and Ground Pin Positions
- Designed to Be Interchangeable with Fairchild  $\mu$ A9637A

## description

The uA9637AC is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-in-line package and small outline package.

The uA9637AM is characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The uA9637AC is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


## schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

uA9637M . . . JG PACKAGE  
uA9637C . . . D, JG, OR P PACKAGE

(TOP VIEW)





logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



Copyright © 1980, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## **uA9637AM, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate linearly at the following rates: 5.8 mW/°C for the D package, 8.4 mW/°C for uA9637AM in the JG package, 6.6 mW/°C for uA9637AC in the JG package, and 8.0 mW/°C for the P package.

#### **recommended operating conditions**

	uA9637AM			uA9637AC			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>		±7			±7		V
Operating free-air temperature, T <sub>A</sub>	-55	125	0	0	70	0	°C

**electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
			See Note 4			
V <sub>T</sub>	Threshold voltage ( $V_{T+}$ and $V_{T-}$ )	See Note 5	-0.2	0.2		V
			-0.4	0.4		
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ )			70		mV
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 0.2 \text{ V},$	$I_O = -1 \text{ mA}$	2.5	3.5	V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -0.2 \text{ V},$	$I_O = 20 \text{ mA}$	0.35	0.5	V
I <sub>I</sub>	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = 10 \text{ V}$	1.1	3.25	mA
		See Note 6	$V_I = -10 \text{ V}$	-1.6	-3.25	
I <sub>OS</sub>	Short-circuit output current‡	$V_O = 0,$	$V_{ID} = 0.2 \text{ V}$	-40	-75	-100 mA
I <sub>CC</sub>	Supply current	$V_{ID} = -0.5 \text{ V},$	No load	35	50	mA

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**NOTES:** 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

- for threshold levels only.



  5. The expanded threshold parameter is tested with a 500- $\Omega$  resistor in series with each input.
  6. The input not under test is grounded.

# uA9637AM, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER

**switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , See Figure 1	15	25	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output		13	25	ns	

## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 5$  MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3

**uA9637AM, uA9637AC**  
**DUAL DIFFERENTIAL LINE RECEIVER**

**TYPICAL CHARACTERISTICS**




FIGURE 4




FIGURE 5





FIGURE 6

**uA9637AM, uA9637AC  
DUAL DIFFERENTIAL LINE RECEIVER**

**TYPICAL APPLICATION DATA**



**FIGURE 7. RS-422-A SYSTEM APPLICATIONS**

**4**

**Line Drivers/Receivers**

# 4

## Line Drivers/Receivers

# uA9638C DUAL HIGH-SPEED DIFFERENTIAL LINE DRIVER

D2612, OCTOBER 1980—REVISED SEPTEMBER 1986


- Meets EIA Standard RS-422-A
- Operates From a Single 5-V Supply
- TTL-and CMOS-Input Compatibility
- Output Short-Circuit Protection
- Schottky Circuitry
- Designed to be Interchangeable with Fairchild 9638

## description


The uA9638C is a dual high-speed differential line driver designed to meet EIA Standard RS-422-A. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors are used to minimize propagation delay time. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-in-line package.

The uA9638C is characterized for operation from 0°C to 70°C.


D, JG, OR P DUAL-IN-LINE PACKAGE  
(TOP VIEW)



logic symbol†




logic diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematics of inputs and outputs



**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1980, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# uA9638C

## DUAL HIGH-SPEED DIFFERENTIAL LINE DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, $V_{CC}$ (see Note 1) . . . . .	-0.5 V to 7 V
Input voltage range . . . . .	-0.5 V to 7 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	725 mW
JG package . . . . .	825 mW
P package . . . . .	1000 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from 10 seconds: D and P package . . . . .	260°C

- NOTES: 1. Voltage values except differential output voltages are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, uA9638C chips are glass mounted. In the P package, use the 8.0-mW/°C curve for these devices.

4

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
High-level output current, $I_{OH}$			-50	mA
Low-level output current, $I_{OL}$			50	mA
Operating free-air temperature, $T_A$	0	70		°C

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = 4.75 \text{ V}$ , $I_I = -18 \text{ mA}$		-1	-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OH} = -10 \text{ mA}$	2.5	3.5		V
	$V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -40 \text{ mA}$	2			
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 40 \text{ mA}$		0.5		V
$ V_{OD1} $ Differential output voltage	$V_{CC} = 5.25 \text{ V}$ , $I_O = 0$			2	$V_{OD2}$
$ V_{OD2} $ Differential output voltage			2		V
$ \Delta  V_{OD}$   differential output voltage				±0.4	V
	$V_{CC} = 4.75 \text{ V}$ to $5.25 \text{ V}$ , $R_L = 100 \Omega$ , See Figure 1			3	V
$V_{OC}$ Common-mode output voltage <sup>§</sup>					
$ \Delta  V_{OC}$   common-mode output voltage				±0.4	V
$I_O$ Output current with power off	$V_{CC} = 0$ ,	$V_O = 6 \text{ V}$	0.1	100	$\mu\text{A}$
		$V_O = -0.25 \text{ V}$	-0.1	-100	
		$V_O = -0.25 \text{ V}$ to $6 \text{ V}$		±100	
$I_I$ Input current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 5.5 \text{ V}$			50	$\mu\text{A}$
$I_{IH}$ High-level input current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 2.7 \text{ V}$			25	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 0.5 \text{ V}$			-200	$\mu\text{A}$
$I_{OS}$ Short-circuit output current <sup>¶</sup>	$V_{CC} = 5.25 \text{ V}$ , $V_O = 0$		-50	-150	mA
$I_{CC}$ Supply current (all drivers)	$V_{CC} = 5.25 \text{ V}$ , No load, All inputs at 0 V		45	65	mA

<sup>t</sup>All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

<sup>†</sup> $|\Delta| V_{OD}$  | and  $|\Delta| V_{OC}$  | are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>§</sup>In EIA Standard RS-422-A,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

<sup>¶</sup>Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{DD}$ Differential-output delay time	$C_L = 15 \text{ pF}$ , $R_L = 100 \Omega$	10	15	ns	
$t_{TD}$ Differential-output transition time	See Figure 2	10	15	ns	
Skew		1		ns	

### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



TEST CIRCUITS



VOLTAGE WAVEFORMS

NOTES: A. The input pulse generator has the following characteristics:  $Z_{OUT} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_W = 100 \text{ ns}$ ,  $t_f = \leq 5 \text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES

**4**

**Line Drivers/Receivers**

# uA9639C DUAL DIFFERENTIAL LINE RECEIVER

D3009, OCTOBER 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line and "Small Outline" Packages
- Designed to be Interchangeable with Fairchild  $\mu$ A9639AC

## description

The uA9639C is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-in-line package and "small outline" package.

The uA9639C is characterized for operation from 0°C to 70°C.

## schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

# uA9639C DUAL DIFFERENTIAL LINE RECEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	-0.5 V to 7 V
Input voltage . . . . .	$\pm 15$ V
Differential input voltage (see Note 2) . . . . .	$\pm 15$ V
Output voltage (see Note 1) . . . . .	-0.5 V to 5.5 V
Low-level output current . . . . .	50 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package . . . . .	725 mW
JG package . . . . .	825 mW
P package . . . . .	1000 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and P package . . . . .	260°C

4

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$			$\pm 7$	V
Operating free-air temperature, $T_A$	0	70	°C	

## electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX		UNIT
		See Note 4		
$V_T$ Threshold voltage ( $V_{T+}$ and $V_{T-}$ )	See Note 5	-0.2	0.2	V
		-0.4	0.4	
$V_{HYS}$ Hysteresis ( $V_{T+} - V_{T-}$ )			70	mV
$V_{OH}$ High-level output voltage	$V_{ID} = 0.2$ V, $I_O = -1$ mA	2.5	3.5	V
$V_{OL}$ Low-level output voltage	$V_{ID} = -0.2$ V, $I_O = 20$ mA	0.35	0.5	V
$I_I$ Input current	$V_{CC} = 0$ to 5.5 V, $V_I = 10$ V See Note 6	1.1	3.25	mA
	$V_I = -10$ V	-1.6	-3.25	
$I_{OS}$ Short-circuit output current <sup>‡</sup>	$V_O = 0$ , $V_{ID} = 0.2$ V	-40	-75	mA
$I_{CC}$ Supply current	$V_{ID} = -0.5$ V, No load	35	50	mA

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

5. The expanded threshold parameter is tested with a 500- $\Omega$  resistor in series with each input.  
 6. The input not under test is grounded.


## switching characteristics, $V_{CC} = 5$ V, $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$

PARAMETER	TEST CONDITION	MIN	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 30$ pF, See Figure 1		85	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			85	ns

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT



VOLTAGE WAVEFORM

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 5$  MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

4

Line Drivers/Receivers

**TYPICAL CHARACTERISTICS**




FIGURE 2




FIGURE 3

**uA9639C**  
DUAL DIFFERENTIAL LINE RECEIVER

TYPICAL CHARACTERISTICS




FIGURE 4




FIGURE 5





FIGURE 6

**uA9639C**  
**DUAL DIFFERENTIAL LINE RECEIVER**

**TYPICAL APPLICATION DATA**



**FIGURE 7. RS-422-A SYSTEM APPLICATIONS**

**4**

**Line Drivers/Receivers**

4

Line Drivers/Receivers

## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

Explanation of  
Logic Symbols

**C**

## 5

### Peripheral Drivers/Actuators

# PERIPHERAL DRIVERS/ACTUATORS CROSS-REFERENCE GUIDE

## CROSS-REFERENCE GUIDE (manufacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and the buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

FAIRCHILD	SUGGESTED	PAGE	NATIONAL	SUGGESTED	PAGE
	TI REPLACEMENT	NO.		TI REPLACEMENT	NO.
μA75451	SN75451B	5-81	DS3611	SN75471	5-109
μA75452	SN75452B	5-81	DS3612	SN75472	5-109
μA75453	SN75453B	5-81	DS3613	SN75473	5-109
μA75454	SN75454B	5-81	DS3658	SN75437A	5-63
μA75461	SN75461	5-93	DS3668	SN75435	5-57
μA75462	SN75462	5-93	DS3669	SN75440	5-69
MC1412	ULN2002A	5-173	DS3680	DS3680	5-5
MC1413	ULN2003A	5-173			
μA3680	DS36805-173		DS75361	SN75372	5-33
μA9665	ULN2001A	5-173	DS75365	SN75374	5-43
μA9666	ULN2002A	5-173	DS75451	SN75451B	5-81
μA9667	ULN2003A	5-173	DS75452	SN75452B	5-81
μA9668	ULN2004A	5-173	DS75453	SN75453B	5-81
			DS75454	SN75454B	5-81
MOTOROLA	SUGGESTED	PAGE	RIFA	SUGGESTED	PAGE
	TI REPLACEMENT	NO.		TI REPLACEMENT	NO.
MC1411	ULN2001A	5-173	PBD352301	ULN2001A	5-173
MC1412	ULN2002A	5-173	PBD352302	ULN2004A	5-173
MC1413	ULN2003A	5-173	PBD352303	ULN2003A	5-173
MC1413T	SN75468	5-101	PBD352304	ULN2002A	5-173
MC1416	ULN2004A	5-173			
MC1471	SN75476	5-117			
MC1473	SN75478	5-117			
MC1474	SN75479	5-117			
SN75451B	SN75451B	5-81	PBD352311	SN75466	5-101
SN75452B	SN75452B	5-81	PBD352312	SN75469	5-101
SN75453B	SN75453B	5-81	PBD352313	SN75468	5-101
SN75454B	SN75454B	5-81	PBD352314	SN75467	5-101
UDN2841	UDN2841	5-169	UC3717	PBL3717A	5-19
UDN2845	UDN2845	5-169			
ULN2001	ULN2001A	5-173			
ULN2002	ULN2002A	5-173			
ULN2003	ULN2003A	5-173			
ULN2004	ULN2004A	5-173			
ULN2064	ULN2064	5-181			
ULN2065	ULN2065	5-181			
ULN2066	ULN2066	5-181			
ULN2067	ULN2067	5-181			
ULN2068	ULN2068	5-187			
ULN2069	ULN2069	5-187			
ULN2074	ULN2074	5-193			
ULN2075	ULN2075	5-193			

# PERIPHERAL DRIVERS/ACTUATORS CROSS-REFERENCE GUIDE

SGS-ATES	SUGGESTED TI REPLACEMENT	PAGE NO.	SPRAGUE	SUGGESTED TI REPLACEMENT	PAGE NO.
L293	L293	5-9	UDM-5732	SN75407*	5-53
L293	SN754411*	5-159	UDN-2541	SN75437A	5-63
L293D	L293D	5-13	UDN-2841	UDN2841	5-169
L293D	SN754410*	5-153	UDN-2845	UDN2845	5-169
L298	L298	5-19	UDN-2949	SN75605*	5-123
L201	ULN2001A	5-173	UDN-2950	SN75605*	5-123
L202	ULN2002A	5-173	UDN-3611	SN75471	5-109
L203	ULN2003A	5-173	UDN-3612	SN75472	5-109
L204	ULN2004A	5-173	UDN-3613	SN75473	5-109
ULN2001	ULN2001A	5-173	UDN-5711	SN75476	5-117
ULN2002	ULN2002A	5-173	UDN-5713	SN75478	5-117
ULN2003	ULN2003A	5-173	UDN-5714	SN75479	5-117
ULN2004	ULN2004A	5-173	UDN-5722	SN75477	5-117
ULN2064	ULN2064	5-181	ULN-2001	ULN2001A	5-173
ULN2065	ULN2065	5-181	ULN-2002	ULN2002A	5-173
ULN2066	ULN2066	5-181	ULN-2003	ULN2003A	5-173
ULN2067	ULN2067	5-181	ULN-2004	ULN2004A	5-173
ULN2068	ULN2068	5-187	ULN-2005	ULN2005A	5-173
ULN2069	ULN2069	5-187	ULN-2021	SN75266	5-101
ULN2074	ULN2074	5-193	ULN-2022	SN75267	5-101
ULN2075	ULN2075	5-193	ULN-2023	SN75268	5-101
PBL3717A	PBL3717A	5-19	ULN-2024	SN75269	5-101
			ULN-2025	SN75265	5-101
SILICON GENERAL	SUGGESTED TI REPLACEMENT	PAGE NO.	ULN-2064	ULN2064	5-181
SG2001	ULN2001A	5-173	ULN-2065	ULN2065	5-181
SG2002	ULN2002A	5-173	ULN-2066	ULN2066	5-181
SG2003	ULN2003A	5-173	ULN-2067	ULN2067	5-181
SG2004	ULN2004A	5-173	ULN-2068	ULN2068	5-187
SG2022	SN75467	5-101	ULN-2069	ULN2069	5-187
SG2023	SN75468	5-101	ULN-2074	ULN2074	5-193
SG2024	SN75469	5-101	ULN-2075	ULN2075	5-193
SG75451	SN75451B	5-81	UNITRODE	SUGGESTED TI REPLACEMENT	PAGE NO.
SG75452	SN75452B	5-81	L293	L293	5-9
SG75453	SN75453B	5-81	L293	SN754411*	5-159
SG75454	SN75454B	5-81	L293D	L293D	5-13
SG75461	SN75461	5-93	L293D	SN754410*	5-153
SG75462	SN75462	5-93	L298	L298	5-17
SG75463	SN75463	5-93	PBL3717A	PBL3717A	5-19
SG75473	SN75473	5-109			

\*Consult product data sheet for possible slight product differences.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# DS3680

## QUAD TELEPHONE RELAY DRIVER

D2758, MARCH 1986


- Designed for -52-V Battery Operation
- 50-mA Output Current Capability
- Input Compatible with TTL and CMOS
- High Common-Mode Input Voltage Range
- Very Low Input Current
- Fail-Safe Disconnect Feature
- Built-In Output Clamp Diode
- Direct Replacement for National DS3680 and Fairchild μA3680

### description


The DS3680 telephone relay driver is a monolithic integrated circuit designed to interface -48-volt relay systems to TTL or other systems in telephone applications. It is capable of sourcing up to 50 milliamperes from standard -52-volt battery power. To reduce the effects of noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a common-mode input range of  $\pm 20$  volts referenced to battery ground. The common-mode input voltages for the four drivers can be different, so a wide range of input elements can be accommodated. The high-impedance inputs are compatible with positive TTL and CMOS levels or negative logic levels. A clamp network is included in the driver outputs to limit high-voltage transients generated by the relay coil during switching. The complementary inputs ensure that the driver output will be "off" as a fail-safe condition when either output is open.

The DS3680 is characterized for operation from -25°C to 85°C.

### symbol (each driver)



### schematic diagram (each driver)



5

# **DS3680 QUAD TELEPHONE RELAY DRIVER**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

**NOTES:** 1. All voltages are with respect to the BAT GND terminal, unless otherwise specified.  
2. Differential input voltages are at the noninverting input terminal IN+ with respect to the inverting input terminal IN-.  
3. For operation above 25°C free-air temperature, derate linearly at the rate of 7.2 mW/°C for the D package, 8.2 mW/°C for the J package, and 13.2 mW/°C for the N package.

#### **recommended operating conditions**

	MIN	MAX	UNIT
Supply voltage, $V_B$ –	–10	–60	V
Input voltage, either input	–20 <sup>†</sup>	20	V
High-level differential input voltage, $V_{IDH}$	2	20	V
Low-level differential input voltage, $V_{IDL}$	–20 <sup>†</sup>	0.8	V
Operating free-air temperature, $T_A$	–25	85	°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for input voltage levels.

electrical characteristics over recommended operating free-air temperature range,  $V_{B-} = -52$  V  
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_{IH}$	High-level input current (into IN +)	$V_{ID} = 2\text{ V}$			40	100	$\mu\text{A}$
		$V_{ID} = 7\text{ V}$			375	1000	
$I_{IL}$	Low-level input current (into IN +)	$V_{ID} = 0.4\text{ V}$			0.01	5	$\mu\text{A}$
		$V_{ID} = -7\text{ V}$			-1	100	
$V_{O(\text{on})}$	On-state output voltage	$I_O = 50\text{ mA}, V_{ID} = 2\text{ V}$			-1.6	-2.1	V
$I_{O(\text{off})}$	Off-state output current	$V_O = V_{B-}$		$V_{ID} = 0.8\text{ V}$	-2	-100	$\mu\text{A}$
		Inputs open			-2	-100	
$I_R$	Clamp diode reverse current	$V_O = 0$			2	100	$\mu\text{A}$
$V_{OK}$	Output clamp voltage	$I_O = 50\text{ mA}$			0.9	1.2	V
		$I_O = -50\text{ mA}, V_{B-} = 0$			-0.9	-1.2	
$I_{B(\text{on})}$	On-state battery current	All drivers on			-2	-4.4	$\text{mA}$
$I_{B(\text{off})}$	Off-state battery current	All drivers off			-1	-100	$\mu\text{A}$

<sup>‡</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

**switching characteristics  $V_{B-} = -52\text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{on}$ Turn-on time	$V_{ID} = 3\text{-V pulse}$ , $R_L = 1\text{ k}\Omega$ ,	1	10		$\mu\text{s}$
$t_{off}$ Turn-off time	$L = 1\text{ H}$ , See Figure 1	1	10		$\mu\text{s}$

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. GENERALIZED TEST CIRCUIT, EACH DRIVER

5





FIGURE 2. SWITCHING CHARACTERISTICS, EACH DRIVER

**DS3680**  
**QUAD TELEPHONE RELAY DRIVER**

**TYPICAL APPLICATION DATA**



**FIGURE 3. RELAY DRIVER**

D2942, SEPTEMBER 1986

- 1-A Output Current Capability per Channel
- Wide Supply Voltage Range: 4.5 V to 36 V
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- High-Noise-Immunity Inputs
- Designed to be Interchangeable with SGS L293


**description**

The L293 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.


All inputs are TTL-compatible. Each output is a complete totem-pole drive circuit with a Darlington transistor sink and a pseudo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

External high-speed output clamp diodes should be used for inductive transient suppression. A VCC1 terminal, separate from VCC2, is provided for the logic inputs to minimize device power dissipation.

The L293 is designed for operation from 0°C to 70°C.

**logic symbol<sup>†</sup>**


<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




FUNCTION TABLE  
(EACH CHANNEL)

INPUTS	OUTPUT	
A	EN	Y
H	H	H
L	H	L
X	L	Z

H = high-level  
L = low-level  
X = irrelevant  
Z = high-impedance (off)

**logic diagram**

**L293**  
**QUADRUPLE HALF-H DRIVER**
**ADVANCE**  
**INFORMATION**
**schematics of inputs and outputs**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Logic supply voltage, $V_{CC1}$ (see Note 1) . . . . .	36 V
Output supply voltage, $V_{CC2}$ . . . . .	36 V
Input voltage . . . . .	7 V
Output voltage range . . . . .	-3 V to $V_{CC2} + 3$ V
Peak output current (nonrepetitive, $t \leq 5$ ms) . . . . .	±2 A
Continuous output current . . . . .	±1 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Notes 2 and 3) . . . . .	2075 mW
Continuous total dissipation at (or below) 25°C case temperature (see Note 3) . . . . .	7375 mW
Continuous total dissipation at 80°C case temperature (see Note 3) . . . . .	4130 mW
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
 2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C.  
 3. For operation above 25°C case temperature, derate linearly at the rate of 59 mW/°C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

**recommended operating conditions**

	MIN	MAX	UNIT
Logic supply voltage, $V_{CC1}$	4.5	7	V
Output supply voltage, $V_{CC2}$	$V_{CC1}$	36	V
High-level input voltage, $V_{IH}$	2.3	$V_{CC1}$	V
Low-level input voltage, $V_{IL}$			
Output current, $I_O$	-0.31	1.5	A
Operating free-air temperature, $T_A$	0	70	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels.



electrical characteristics,  $V_{CC1} = 5\text{ V}$ ,  $V_{CC2} = 24\text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1\text{ A}$	$V_{CC2}-1.8$	$V_{CC2}-1.4$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1\text{ A}$		1.2	1.8	V
$I_{IH}$ High-level input current	A	$V_I = 7\text{ V}$	0.2	100		$\mu\text{A}$
	EN		0.2	$\pm 10$		$\mu\text{A}$
$I_{IL}$ Low-level input current	A	$V_I = 0$	-3	-10		$\mu\text{A}$
	EN		-2	-100		$\mu\text{A}$
$I_{CC1}$ Logic supply current	$I_O = 0$	All outputs at high level	22			
		All outputs at low level	60			
		All outputs at high impedance	24			
$I_{CC2}$ Output supply current	$I_O = 0$	All outputs at high level	24			
		All outputs at low level	6			
		All outputs at high impedance	4			

switching characteristics,  $V_{CC1} = 5\text{ V}$ ,  $V_{CC2} = 24\text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output from A input	$C_L = 30\text{ pF}$ , See Figure 1	800			ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from A input		400			ns
$t_{TLH}$ Transition time, low-to-high-level output		300			ns
$t_{THL}$ Transition time, high-to-low-level output		300			ns

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_f \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $t_w = 10\text{ }\mu\text{s}$ , PRR = 5 kHz,  $Z_{out} = 50\Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

TYPICAL APPLICATION DATA




FIGURE 2. TWO-PHASE MOTOR DRIVER

- 600-mA Output Current Capability per Channel
- Output Clamp Diodes for Inductive Transient Suppression
- Wide Supply Voltage Range: 4.5 V to 36 V
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- High-Noise-Immunity Inputs
- Designed to be Interchangeable with SGS L293D

### description


The L293D is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to 600 milliamperes at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are TTL-compatible. Each output is a complete totem-pole drive circuit with a Darlington transistor sink and a pseudo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A VCC1 terminal, separate from VCC2, is provided for the logic inputs to minimize device power dissipation.


The L293D is designed for operation from 0°C to 70°C.

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, $V_{CC1}$ (see Note 1) . . . . .	36 V
Output supply voltage, $V_{CC2}$ . . . . .	36 V
Input voltage . . . . .	7 V
Output voltage range . . . . .	-3 V to $V_{CC2} + 3$ V
Peak output current (nonrepetitive, $t \leq 100 \mu s$ ) . . . . .	$\pm 1.2$ A
Continuous output current . . . . .	$\pm 600$ mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Notes 2 and 3) . . . . .	2075 mW
Continuous total dissipation at (or below) 25°C case temperature (see Note 3) . . . . .	7375 mW
Continuous total dissipation at 80°C case temperature (see Note 3) . . . . .	4130 mW
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
 2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C.  
 3. For operation above 25°C case temperature, derate linearly at the rate of 59 mW/°C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

## recommended operating conditions

		MIN	MAX	UNIT
Logic supply voltage, $V_{CC1}$		4.5	7	V
Output supply voltage, $V_{CC2}$		$V_{CC1}$	36	V
High-level input voltage, $V_{IH}$	$V_{CC1} \leq 7$ V	2.3	$V_{CC1}$	V
	$V_{CC1} \geq 7$ V	2.3	7	
Low-level input voltage, $V_{IL}$		-0.3†	1.5	V
Output current, $I_O$			$\pm 600$	mA
Operating free-air temperature, $T_A$		0	70	°C

† The algebraic convention, in which the least positive (most negative) limit is designated minimum, is used in this data sheet for logic voltage levels.



electrical characteristics,  $V_{CC1} = 5 \text{ V}$ ,  $V_{CC2} = 24 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -0.6 \text{ A}$	$V_{CC2} - 1.8$	$V_{CC2} - 1.4$		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 0.6 \text{ A}$		1.2	1.8	V
$V_{OKH}$	High-level output clamp voltage	$I_{OK} = 0.6 \text{ A}$		$V_{CC2} + 1.3$		V
$V_{OKL}$	Low-level output clamp voltage	$I_{OK} = -0.6 \text{ A}$		1.3		V
$I_{IH}$	High-level input current	$A$	$V_I = 7 \text{ V}$	0.2	100	$\mu\text{A}$
		EN		0.2	$\pm 10$	
$I_{IL}$	Low-level input current	$A$	$V_I = 0$	-3	-10	$\mu\text{A}$
		EN		-2	-100	
$I_{CC1}$	Logic supply current	$I_O = 0$	All outputs at high level	22		
			All outputs at low level	60		
			All outputs at high impedance	24		
$I_{CC2}$	Output supply current	$I_O = 0$	All outputs at high level	24		
			All outputs at low level	6		
			All outputs at high impedance	4		

switching characteristics,  $V_{CC1} = 5 \text{ V}$ ,  $V_{CC2} = 24 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_L = 30 \text{ pF}$ , See Figure 1	800			ns
$t_{PHL}$		400			ns
$t_{TLH}$		300			ns
$t_{THL}$		300			ns

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_f \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $t_w = 10 \mu\text{s}$ , PRR = 5 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

TYPICAL APPLICATION DATA




FIGURE 2. TWO-PHASE MOTOR DRIVER

D2942, OCTOBER 1986

- 2 A Per Channel Output Capability
- Wide Range of Output Supply Voltage . . . 5 V to 46 V
- Separate Input-Logic Supply Voltage
- Thermal Shutdown
- Internal Electrostatic Discharge Protection
- High Noise Immunity
- Direct Replacement for SGS L298


**description**

The L298 is a dual high-current full-H driver designed to provide bidirectional drive currents of up to two amperes at voltages from 5 volts to 46 volts. It is designed to drive inductive loads such as relays, solenoids, dc motors, stepping motors, and other high-current or high-voltage loads in positive-supply applications. All inputs are TTL compatible. Each output (Y) is a complete totem-pole drive with a Darlington transistor sink and a pseudo-Darlington source. Each full-H driver is enabled separately. Outputs 1Y1 and 1Y2 are enabled by 1EN and outputs 2Y1 and 2Y2 are enabled by 2EN. When an EN input is high, the associated channels are active. When an EN input is low, the associated channels are off (i.e., in the high-impedance state).


Each half of the device forms a full-H reversible driver suitable for solenoid or motor applications. The current in each full-H driver can be monitored by connecting a resistor between the sense output terminal 1E and ground and another resistor between sense output terminal 2E and ground.

External high-speed output-clamp diodes should be used for inductive transient suppression. To minimize device power dissipation, a VCC1 supply voltage, separate from VCC2, is provided for the logic inputs.

**PRODUCT PREVIEW** documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

KV PACKAGE  
(TOP VIEW)


The tab is electrically connected to pin 8.

**logic symbol†**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

L298  
DUAL FULL-H DRIVER

## logic diagram (positive logic)



## absolute maximum ratings over operating temperature (unless otherwise noted)

Logic supply voltage, $V_{CC1}$ , (see Note 1) . . . . .	7 V
Output supply voltage, $V_{CC2}$ . . . . .	50 V
Input voltage . . . . .	7 V
Emitter output (1E and 2E) voltage . . . . .	-1 to 2.3 V
Peak output current (nonrepetitive, $t_w \leq 0.1$ ms) . . . . .	$\pm 3$ A
(repetitive, $t_w \leq 10$ ms, duty cycle $\leq 80\%$ ) . . . . .	$\pm 2.5$ A
Continuous output current . . . . .	$\pm 2$ A
Continuous total power dissipation at $75^\circ C$ case temperature (see Note 2) . . . . .	25 W
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds . . . . .	260°C

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. The absolute maximum power dissipation ratings are design goals. For further information contact the factory.

## recommended operating conditions

	MIN	MAX	UNIT
$V_{CC1}$ Logic supply voltage	4.5	7	V
$V_{CC2}$ Output supply voltage	$V_{IH} + 2.5$	46	V
$V_{IH}$ High-level input voltage	2.3	$V_{CC1}$	V
$V_{IL}$ Low-level input voltage	-0.3 <sup>†</sup>	1.5	V
$I_O$ Output current		$\pm 2$	A
$T_A$ Operating free-air temperature	0	70	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.

D2985, FEBRUARY 1987

- Three Operating Modes . . . Full Step, Half Step, and Quarter Step
- Both Digital and Analog Control of Output Current
- 1-Ampere Bidirectional Output Current Capability
- Chop-Mode Current Regulation
- Wide Output Supply Voltage Range . . . 10 V to 46 V
- Separate Input-Logic Supply
- Thermal Shutdown Protection
- Output Clamp Diodes for Inductive Transient Protection
- Internal ESD Protection
- Direct Replacement for SGS PBL3717A

**description**


The PBL3717A is a high-current, high-voltage full-H reversible driver designed to control and drive one phase of a bipolar stepper motor. It is designed to provide bidirectional drive currents

of up to one ampere at voltages from 10 volts to 46 volts in positive-supply applications. Two PBL3717A devices, with a few external components, form a complete two-phase bipolar stepper motor driver. All inputs are TTL-compatible. Each output (Y) forms a complete totem-pole drive with a Darlington transistor sink and a pseudo-Darlington source. Logic input pin DIR selects the direction of current flow in a load connected between outputs Y1 and Y2. A high level at the DIR input causes the load current to flow from output Y1 (source) to output Y2 (sink). A low level at the DIR input causes the load current to flow from output Y2 (source) to output Y1 (sink). When logic inputs IO and I1 are both high, the Y1 and Y2 outputs are disabled and in the high-impedance state.

The current in the full-H driver load can be monitored by connecting a resistor between the sense output terminal E and ground. Voltage feedback from terminal E to the COMP input pin provides output current regulation via chop-mode operation of the sink output transistors. Three levels of output current can be selected by programming two logic inputs, IO and I1, as shown in the function table. These inputs are internally decoded to enable one of three comparators to set the output current level to low, medium, or high. The precise level of output current is set by the comparator selected, the comparator reference voltage applied to the REF pin, the value of the sense resistor, and the sense output voltage fed back to the COMP input. When chop-mode current regulation is used, an internal monostable circuit, programmed by an external RC network at the RC pin, sets the current decay time.

The device contains built-in high-speed output clamp diodes for inductive transient protection. A separate supply voltage (VCC1) is provided for the logic input circuits to minimize device power dissipation. Supply voltage VCC2 is used for the output circuits. Both VCC2 supply pins should be connected together as close to the package as possible.

The PBL3717A is characterized for operation from 0°C to 70°C.


NE PACKAGE  
(TOP VIEW)

FUNCTION TABLE

LOGIC INPUTS			OUTPUTS		LEVEL
DIR	I1	IO	Y1	Y2	High Current
H	L	L	Source	Sink	High Current
L			Sink	Source	
H	L	H	Source	Sink	Medium Current
L			Sink	Source	
H	H	L	Source	Sink	Low Current
L			Sink	Source	
X	H	H			Off

PBL3717A  
STEPPER MOTOR DRIVER

logic diagram (position logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Output supply voltage, V <sub>CC2</sub> (see Notes 1 and 2) . . . . .	50 V
Logic supply voltage, V <sub>CC1</sub> . . . . .	7 V
Logic input voltage . . . . .	6 V
Comparator input voltage . . . . .	V <sub>CC1</sub>
Reference voltage, V <sub>ref</sub> . . . . .	15 V
Continuous output current . . . . .	±1.2 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	2075 mW
Continuous total dissipation at (or below) 25°C case temperature (see Note 3) . . . . .	7375 mW
Operating case or virtual junction temperature . . . . .	0°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds . . . . .	260°C

- NOTES: 1. All voltage values are with respect to the GND terminal.  
 2. Both V<sub>CC2</sub> pins must be connected together as close to the package as possible for optimum testing and operation of the device.  
 3. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25°C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

---

**recommended operating conditions**

	MIN	MAX	UNIT
Output supply voltage, V <sub>CC2</sub>	10	46	V
Logic supply voltage, V <sub>CC1</sub>	4.75	5.25	V
High-level input voltage, V <sub>IH</sub>	2	V <sub>CC1</sub>	V
Low-level input voltage, V <sub>IL</sub>		0.8	V
Output current, I <sub>O</sub>		±1	A
Operating free-air temperature, T <sub>A</sub>	0	70	°C



# SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2620, FEBRUARY 1981—REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output Voltage Capability
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- SN75064 and SN75065 Have TTL-Compatible Inputs
- SN75066 and SN75067 Have CMOS- and PMOS-Compatible Inputs
- Functionally Interchangeable with ULN2064 thru ULN2067, Respectively


## description

The SN75064, SN75065, SN75066, and SN75067 are monolithic high-voltage, high-current Darlington transistor switches. Each comprises four n-p-n Darlington pairs. All units feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. Outputs and inputs may each be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. These common-emitter circuits are designed to operate as current sinks to the load.


The SN75064 and SN75065 are intended for use with TTL and 5-volt MOS logic. The SN75066 and SN75067 are intended for use with PMOS and higher voltage CMOS logic.

The SN75064 thru SN75067 are characterized for operation from 0°C to 70°C.

## logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




NC—No internal connection

## schematic (each Darlington pair)



SN75064, SN75065:  $R_{in} = 350 \Omega$  NOM  
SN75066, SN75067:  $R_{in} = 3 \text{ k}\Omega$  NOM

## logic diagram



5

# SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

absolute maximum ratings at 25°C free-air temperature for each switch (unless otherwise noted)

	SN75064	SN75065	SN75066	SN75067	UNIT
Collector-emitter voltage	50	80	50	80	V
Input voltage (see Note 1)	15	15	30	30	V
Peak collector current (see Figures 12, 13, and 14)	1.5	1.5	1.5	1.5	A
Input current	25	25	25	25	mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075	2075	2075	2075	mW
Operating free-air temperature range	0 to 70	0 to 70	0 to 70	0 to 70	°C
Storage temperature range	-55 to 150	-55 to 150	-55 to 150	-55 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	260	260	260	260	°C

NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.  
 2. For operation above 25°C free-air temperature, derate to 1328 mW at 70°C at the rate of 16.6 mW/°C.

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN75064	SN75065	SN75066	SN75067	UNIT
			MIN	MAX	MIN	MAX	
$V_{CE(sus)}$ Collector sustaining voltage	1	$V_I = 0.4 \text{ V}, I_C = 100 \text{ mA}$	35	50	35	50	V
$I_{CEX}$ Collector output cutoff current	2	$V_{CE} = 50 \text{ V}$	100		100		$\mu\text{A}$
		$V_{CE} = 50 \text{ V}, T_A = 70^\circ\text{C}$	500		500		
		$V_{CE} = 80 \text{ V}$		100		100	
		$V_{CE} = 80 \text{ V}, T_A = 70^\circ\text{C}$		500		500	
$I_{(on)}$ On-state input current	3	$V_I = 2.4 \text{ V}$	2	4.3	2	4.3	$\text{mA}$
		$V_I = 3.75 \text{ V}$	4.5	9.6	4.5	9.6	
		$V_I = 5 \text{ V}$			0.9	1.8	
		$V_I = 12 \text{ V}$			2.75	5.2	
$V_{I(on)}$ On-state input voltage	4	$V_{CE} = 2 \text{ V}, I_C = 1 \text{ A}$	2		2	6.5	V
		$V_{CE} = 2 \text{ V}, I_C = 1.5 \text{ A},$ See Note 3	2.5		10	10	
$V_{CE(sat)}$ Collector-emitter saturation voltage	5	$I_I = 625 \mu\text{A}, I_C = 500 \text{ mA}$	1.13		1.13	1.13	V
		$I_I = 935 \mu\text{A}, I_C = 750 \text{ mA}$	1.25		1.25	1.25	
		$I_I = 1.25 \text{ mA}, I_C = 1 \text{ A}$	1.4		1.4	1.4	
		$I_I = 2 \text{ mA}, I_C = 1.25 \text{ A},$ See Note 3	1.6		1.6		
		$I_I = 2.25 \text{ mA}, I_C = 1.5 \text{ A},$ See Note 3			1.7		
$I_R$ Clamp-diode reverse current	6	$V_R = 50 \text{ V}$	50		50		$\mu\text{A}$
		$V_R = 50 \text{ V}, T_A = 70^\circ\text{C}$	100		100		
		$V_R = 80 \text{ V}$		50		50	
		$V_R = 80 \text{ V}, T_A = 70^\circ\text{C}$		100		100	
$V_F$ Clamp-diode forward voltage	7	$I_F = 1 \text{ A}$	1.75		1.75	1.75	V
		$I_F = 1.5 \text{ A},$ See Note 3	2		2	2	


NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10 \text{ ms}$ , duty cycle  $\leq 10\%$ .

switching characteristics at 25°C free-air temperature,  $V_{CC} = 5 \text{ V}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	See Figure 8		1		$\mu\text{s}$
$t_{PHL}$ Propagation delay time, high-to-low-level output			1.5		$\mu\text{s}$

**SN75064, SN75065, SN75066, SN75067  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES**


**PARAMETER MEASUREMENT INFORMATION**




**FIGURE 1.  $V_{CEX(sus)}$**




**FIGURE 2.  $I_{CEX}$**




**FIGURE 3.  $I_{I(on)}$**




**FIGURE 4.  $V_{I(on)}$**



**FIGURE 5.  $V_{CE(sat)}$**




**FIGURE 6.  $I_R$**



**FIGURE 7.  $V_F$**

# SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50 \Omega$ .  
 B.  $C_L$  includes all probe and stray capacitance.  
 C.  $V_{IH}$  = 2.5 V for SN75064 and SN75065.  $V_{IH}$  = 10 V for SN75066 and SN75067.

FIGURE 8. SWITCHING TIMES

## ELECTRICAL CHARACTERISTICS

SN75064, SN75065




FIGURE 9

SN75066, SN75067




FIGURE 10

TYPICAL COLLECTOR CURRENT  
vs  
BASE CURRENT




FIGURE 11

## THERMAL INFORMATION

MAXIMUM COLLECTOR CURRENT  
vs  
DUTY CYCLE




FIGURE 12

MAXIMUM COLLECTOR CURRENT  
vs  
DUTY CYCLE




FIGURE 13

MAXIMUM COLLECTOR CURRENT  
vs  
DUTY CYCLE





FIGURE 14

**SN75064, SN75065, SN75066, SN75067  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES**

**TYPICAL APPLICATION DATA**



**FIGURE 15. RELAY DRIVER INTERFACE**

51



# SN75068, SN75069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2621, DECEMBER 1979—REVISED FEBRUARY 1987

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Preamp for High Current Gain
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- Inputs Compatible with TTL and 5-Volt CMOS
- Functionally Interchangeable with ULN2068 and ULN2069


## description

The SN75068 and SN75069 are monolithic integrated circuits each consisting of four high-voltage, high-current n-p-n cascaded transistor switches. Each switch includes a first stage compatible with both TTL and 5-volt CMOS signal levels. The second and third stages form uncommitted-collector outputs with common-cathode clamp diodes for switching inductive loads.

The SN75068 and SN75069 can sink up to 1.5 amperes per switch. Applications include logic buffers, MOS drivers, memory drivers, line drivers, relay drivers, hammer drivers, lamp drivers, and display drivers (LED and gas discharge).


The SN75068 and SN75069 are characterized for operation from 0°C to 70°C.

## logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**NE  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)**




NC—No internal connection

## schematic (each switch)



Resistor values shown are nominal.

## logic diagram



# SN75068, SN75069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

absolute maximum ratings at 25°C free-air temperature for each switch (unless otherwise noted)

	SN75068	SN75069	UNIT
Collector-emitter voltage	50	80	V
Supply voltage, $V_{CC}$ (see Note 1)	10	10	V
Input voltage	15	15	V
Peak collector current (see Figures 10, 11, and 12)	1.5	1.5	A
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075	2075	mW
Operating free-air temperature range	0 to 70	0 to 70	°C
Storage temperature range	-55 to 150	-55 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.

2. For operation above 25°C free-air temperature, derate total power to 1328 mW at 70°C at the rate of 16.6 mW/°C.

electrical characteristics at 25°C free-air temperature,  $V_{CC} = 5$  V (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS		SN75068	SN75069	UNIT
		MIN	MAX	MIN	MAX	
$V_{CEX(sus)}$ Collector sustaining voltage	1	$V_I = 0.4$ V, $I_C = 100$ mA		35	50	V
$I_{CEX}$ Collector output cutoff current	2	$V_{CE} = 50$ V		100		$\mu A$
		$V_{CE} = 50$ V, $T_A = 70$ °C		500		
		$V_{CE} = 80$ V			100	
		$V_{CE} = 80$ V, $T_A = 70$ °C			500	
$I_{I(on)}$ On-state input current	3	$V_I = 2.4$ V		250	250	$\mu A$
		$V_I = 3.75$ V		1000	1000	
$V_{I(on)}$ On-state input voltage	4	$V_{CE} = 2$ V, $I_C = 1.5$ A, See Note 3		2.4	2.4	V
$V_{CE(sat)}$ Collector-emitter saturation voltage	5	$V_I = 2.4$ V, $I_C = 500$ mA		1.13	1.13	V
		$V_I = 2.4$ V, $I_C = 750$ mA		1.25	1.25	
		$V_I = 2.4$ V, $I_C = 1$ A		1.4	1.4	
		$V_I = 2.4$ V, $I_C = 1.25$ V		1.6		
		See Note 3				
		$V_I = 2.4$ V, $I_C = 1.5$ A, See Note 3			1.7	
$I_R$ Clamp-diode reverse current	6	$V_R = 50$ V		50		$\mu A$
		$V_R = 50$ V, $T_A = 70$ °C		100		
		$V_R = 80$ V			50	
		$V_R = 80$ V, $T_A = 70$ °C			100	
$V_F$ Clamp-diode forward voltage	7	$I_F = 1$ A		1.75	1.75	V
		$I_F = 1.5$ A, See Note 3		2	2	
$I_{CC}$ Supply current (only one switch conducting)	8	$V_I = 2.4$ V, $I_C = 500$ mA		6	6	mA

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .

switching characteristics at 25°C free-air temperature,  $V_{CC} = 5$  V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output				1	$\mu s$
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 9			1.5	$\mu s$

SN75068, SN75069  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

PARAMETER MEASUREMENT INFORMATION




FIGURE 1.  $V_{CEX(sus)}$




FIGURE 2.  $I_{CEX}$




FIGURE 3.  $I_{(on)}$




FIGURE 4.  $V_{I(on)}$




FIGURE 5.  $V_{CE(sat)}$




FIGURE 6.  $I_R$




FIGURE 7.  $V_F$






FIGURE 8.  $I_{CC}$

# SN75068, SN75069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_o = 50 \Omega$ .  
 B.  $C_L$  includes all probe and stray capacitance.

FIGURE 9. SWITCHING TIMES

## THERMAL INFORMATION




FIGURE 10




FIGURE 11




FIGURE 12

## TYPICAL APPLICATION DATA





FIGURE 13. RELAY DRIVER INTERFACE

- Dual Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range Up to 24 V
- Low Standby Power Dissipation


#### description

The SN75372 is a dual NAND gate interface circuit designed to drive power MOSFETs from TTL inputs. It provides high current and voltage levels necessary to drive large capacitive loads at high speeds. The device operates from a VCC1 of 5 volts, and a VCC2 of up to 24 volts.

The SN75372 is characterized for operation from 0°C to 70°C.




**logic symbol†**




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



#### schematic (each driver)



# SN75372

## DUAL MOSFET DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC1 (see Note 1) . . . . .	-0.5 V to 7 V
Supply voltage range of VCC2 . . . . .	-0.5 V to 25 V
Input voltage . . . . .	5.5 V
Peak output current ( $t_w < 10$ ms, duty cycle < 50%): Sink . . . . .	500 mA
Source . . . . .	500 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	725 mW
P package . . . . .	1200 mW
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, see the Dissipation Derating Table.

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	725 mW	5.8 mW/°C	25°C
P	1200 mW	9.6 mW/°C	25°C

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	4.75	5	5.25	V
Supply voltage, VCC2	4.75	20	24	V
High-level input voltage, VIH		2		V
Low-level input voltage, Vil			0.8	V
High-level output current, IOH			-10	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over recommended ranges of VCC1, VCC2, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>IIL</sub> = 0.8 V, I <sub>OH</sub> = -50 $\mu$ A	VCC2 = 1.3	VCC2 = 0.8		V
		V <sub>IIL</sub> = 0.8 V, I <sub>OH</sub> = -10 mA	VCC2 = 2.5	VCC2 = 1.8		
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 10 mA		0.15	0.3	V
		VCC2 = 15 V to 24 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 40 mA		0.25	0.5	
V <sub>F</sub>	Output clamp diode forward voltage	V <sub>I</sub> = 0, I <sub>F</sub> = 20 mA			1.5	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub>	High-level input current	Any A	V <sub>I</sub> = 2.4 V		40	$\mu$ A
		Any E			80	
I <sub>IL</sub>	Low-level input current	Any A	V <sub>I</sub> = 0.4 V		-1	mA
		Any E			-2	
I <sub>CC1(H)</sub>	Supply current from VCC1, both outputs high	VCC1 = 5.25 V, All inputs at 0 V,	VCC2 = 24 V, No load		2	mA
I <sub>CC2(H)</sub>	Supply current from VCC2, both outputs high				0.5	
I <sub>CC1(L)</sub>	Supply current from VCC1, both outputs low	VCC1 = 5.25 V, All inputs at 5 V,	VCC2 = 24 V, No load		16	mA
I <sub>CC2(L)</sub>	Supply current from VCC2, both outputs low				7	
I <sub>CC2(S)</sub>	Supply current from VCC2, standby condition	VCC1 = 0, All inputs at 5 V,	VCC2 = 24 V, No load		0.5	mA


<sup>†</sup>All typical values are at VCC1 = 5 V, VCC2 = 20 V, and TA = 25°C.

#### switching characteristics, VCC1 = 5 V, VCC2 = 20 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DLH</sub> Delay time, low-to-high-level output			20	35	ns
t <sub>DHL</sub> Delay time, high-to-low-level output			10	20	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	C <sub>L</sub> = 390 pF, R <sub>D</sub> = 10 $\Omega$ , See Figure 1		20	30	ns
t <sub>THL</sub> Transition time, high-to-low-level output			20	30	ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		10	40	65	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		10	30	50	ns

# SN75372 DUAL MOSFET DRIVER

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES, EACH DRIVER

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3

TYPICAL CHARACTERISTICS




FIGURE 4

POWER DISSIPATION (BOTH DRIVERS)  
vs  
FREQUENCY




FIGURE 5




FIGURE 6

PROPAGATION DELAY TIME,  
HIGH-TO-LOW-LEVEL OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 7

# SN75372 DUAL MOSFET DRIVER

## TYPICAL CHARACTERISTICS

5 Peripheral Drivers/Actuators

PROPAGATION DELAY TIME,  
LOW-TO-HIGH-LEVEL OUTPUT

vs  
VCC2 SUPPLY VOLTAGE




FIGURE 8

PROPAGATION DELAY TIME,  
HIGH-TO-LOW-LEVEL OUTPUT

vs  
VCC2 SUPPLY VOLTAGE




FIGURE 9

PROPAGATION DELAY TIME,  
LOW-TO-HIGH-LEVEL OUTPUT

vs

LOAD CAPACITANCE




FIGURE 10

PROPAGATION DELAY TIME,  
HIGH-TO-LOW-LEVEL OUTPUT

vs

LOAD CAPACITANCE




FIGURE 11

NOTE: For  $R_D = 0$ , operation with  $C_L > 2000$  pF violates absolute maximum current rating.

**APPLICATIONS INFORMATION**

**driving power MOSFETs**

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pull-up resistor is not satisfactory for high-speed applications. In Figure 12(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470  $\Omega$  pull-up resistor. The input capacitance ( $C_{iss}$ ) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the combination of  $C_{iss}$  and the pull-up resistor is shown in Figure 12(b).




FIGURE 12. POWER MOSFET DRIVE USING SN75447

# SN75372 DUAL MOSFET DRIVER

## APPLICATIONS INFORMATION

A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The SN75372 driver provides the high speed, totem-pole drive desired in an application of this type, see Figure 13(a). The resulting faster switching speeds are shown in Figure 13(b).




FIGURE 13. POWER MOSFET DRIVE USING SN75372

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{pk} = \frac{VC}{t_r}$$

where C is the capacitive load, and  $t_r$  is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 13(a), V is found by the equation

$$V = V_{OH} - V_{OL}$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 13(a) is

$$I_{PK} = \frac{(3.0)(4)(10^9)}{100(10^9)} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a  $V_{CC}$  of 5 V, and assuming worst-case conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of  $V_{CC2}$  must be supplied to the MOSFET gate, the SN75374 QUAD MOSFET driver should be used.

### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75372 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 5 shows the power dissipated in a typical SN75372 as a function of load capacitance and frequency. Average power dissipated by this driver is derived from the equation

$$P_{T(AV)} = P_{DC(AV)} + P_{C(AV)} + P_{S(AV)}$$


where  $P_{DC(AV)}$  is the steady-state power dissipation with the output high or low,  $P_{C(AV)}$  is the power level during charging or discharging of the load capacitance, and  $P_{S(AV)}$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are

$$P_{DC(AV)} = \frac{P_{HtH} + P_{LtL}}{T}$$

$$P_{C(AV)} \approx C V_C^2 f$$

$$P_{S(AV)} = \frac{P_{LtL}t_{LH} + P_{HtH}t_{HL}}{T}$$



5

FIGURE 14. OUTPUT VOLTAGE WAVEFORM

where the times are as defined in Figure 14.

$P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation,  $C$  is the load capacitance.  $V_C$  is the voltage across the load capacitance during the charge cycle shown by the equation

$$V_C = V_{OH} - V_{OL}$$

$P_{S(AV)}$  may be ignored for power calculations at low frequencies.

# SN75372 DUAL MOSFET DRIVER

## THERMAL INFORMATION

In the following power calculation, both channels are operating under identical conditions:  
 $V_{OH} = 19.2$  volts and  $V_{OL} = 0.15$  volts with  $V_{CC1} = 5$  volts,  $V_{CC2} = 20$  volts,  $V_C = 19.05$  volts,  
 $C = 1000$  picofarads, and the duty cycle = 60%. At 0.5 MHz,  $P_{S(AV)}$  is negligible and can be ignored.  
When the output voltage is high,  $I_{CC2}$  is negligible and can be ignored.

On a per-channel basis using data sheet values

$$P_{DC(AV)} = \left[ (5 \text{ V}) \left( \frac{2 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{2} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{16 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{7 \text{ mA}}{2} \right) \right] (0.4)$$

$$P_{DC(AV)} = 47 \text{ mW per channel}$$

Power during the charging time of the load capacitance is

$$P_C(AV) = (1000 \text{ pF}) (19.05 \text{ V})^2 (0.5 \text{ MHz}) = 182 \text{ mW per channel}$$

Total power for each driver is

$$P_T(AV) = 47 \text{ mW} + 182 \text{ mW} = 229 \text{ mW}$$

and total package power is

$$P_T(AV) = (229) (2) = 458 \text{ mW.}$$

- Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range from 5 V to 24 V
- Low Standby Power Dissipation
- VCC3 Supply Maximizes Output Source Voltage


### description

The SN75374 is a quadruple NAND interface circuit designed to drive power MOSFETs from TTL inputs. It provides the high current and voltage necessary to drive large capacitive loads at high speeds.

The outputs can be switched very close to the VCC2 supply rail when VCC3 is about 3 volts higher than VCC2. The VCC3 pin can also be tied directly to VCC2 when the source voltage requirements are lower.


The SN75374 is characterized for operation from 0°C to 70°C.

### logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


D OR N PACKAGE  
(TOP VIEW)



### schematic (each driver)



### logic diagram (positive logic)



# SN75374

## QUADRUPLE MOSFET DRIVER

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage range of VCC1, (see Note 1) . . . . .	-0.5 V to 7 V
Supply voltage range of VCC2 . . . . .	-0.5 V to 25 V
Supply voltage range of VCC3 . . . . .	-0.5 V to 30 V
Input voltage . . . . .	5.5 V
Peak output current ( $t_W < 10$ ms, duty cycle < 50%): Sink . . . . .	500 mA
Source . . . . .	500 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
D package . . . . .	1025 mW
N package . . . . .	1650 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C, see the Power Dissipation Derating Table.

**POWER DISSIPATION DERATING TABLE**

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	1025 mW	8.2 mW/°C	25°C
N	1650 mW	13.2 mW/°C	25°C

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	4.75	5	5.25	V
Supply voltage, VCC2	4.75	20	24	V
Supply voltage, VCC3	VCC2	24	28	V
Voltage difference between supply voltages: VCC3 - VCC2	0	4	10	V
High-level input voltage, VIH	2			V
Low-level input voltage, Vil			0.8	V
High-level output current, IOH			-10	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C

**electrical characteristics over recommended ranges of VCC1, VCC2, VCC3, and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC3</sub> = V <sub>CC2</sub> +3 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -100 $\mu$ A	V <sub>CC2</sub> -0.3	V <sub>CC2</sub> -0.1		V
		V <sub>CC3</sub> = V <sub>CC2</sub> +3 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -10 mA	V <sub>CC2</sub> -1.3	V <sub>CC2</sub> -0.9		
		V <sub>CC3</sub> = V <sub>CC2</sub> , V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -50 $\mu$ A	V <sub>CC2</sub> -1	V <sub>CC2</sub> -0.7		
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 10 mA		0.15	0.3	V
		V <sub>CC2</sub> = 15 V to 28 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 40 mA		0.25	0.5	
V <sub>F</sub>	Output clamp diode forward voltage	V <sub>I</sub> = 0, I <sub>F</sub> = 20 mA			1.5	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V		40		$\mu$ A
				80		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V		-1	-1.6	mA
				-2	-3.2	
I <sub>CC1(H)</sub>	Supply current from V <sub>CC1</sub> , all outputs high	V <sub>CC1</sub> = 5.25 V, V <sub>CC2</sub> = 24 V, All inputs at 0 V, No load		4	8	mA
I <sub>CC2(H)</sub>	Supply current from V <sub>CC2</sub> , all outputs high			-2.2	0.25	
I <sub>CC3(H)</sub>	Supply current from V <sub>CC3</sub> , all outputs high			2.2	3.5	
I <sub>CC1(L)</sub>	Supply current from V <sub>CC1</sub> , all outputs low	V <sub>CC1</sub> = 5.25 V, V <sub>CC2</sub> = 24 V, All inputs at 5 V, No load		31	47	mA
I <sub>CC2(L)</sub>	Supply current from V <sub>CC2</sub> , all outputs low			2		
I <sub>CC3(L)</sub>	Supply current from V <sub>CC3</sub> , all outputs low			16	27	
I <sub>CC2(H)</sub>	Supply current from V <sub>CC2</sub> , all outputs high	V <sub>CC1</sub> = 5.25 V, V <sub>CC3</sub> = 24 V, All inputs at 0 V, No load		0.25		mA
I <sub>CC3(H)</sub>	Supply current from V <sub>CC3</sub> , all outputs high			0.5		
I <sub>CC2(S)</sub>	Supply current from V <sub>CC2</sub> , standby condition			0.25		
I <sub>CC3(S)</sub>	Supply current from V <sub>CC3</sub> , standby condition	V <sub>CC1</sub> = 0, V <sub>CC2</sub> = 24 V, All inputs at 0 V, No load		0.5		mA


† All typical values are at V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 20 V, V<sub>CC3</sub> = 24 V, and T<sub>A</sub> = 25°C except for V<sub>OH</sub> for which V<sub>CC2</sub> and V<sub>CC3</sub> are as stated under test conditions.

#### switching characteristics, V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 20 V, V<sub>CC3</sub> = 24 V, T<sub>A</sub> = 25°C


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DLH</sub>	Delay time, low-to-high-level output	C <sub>L</sub> = 200 pF, R <sub>D</sub> = 24 $\Omega$ , See Figure 1	20	30	ns
t <sub>DHL</sub>			10	20	ns
t <sub>TLH</sub>			20	30	ns
t <sub>THL</sub>			20	30	ns
t <sub>PLH</sub>			10	40	60 ns
t <sub>PHL</sub>			10	30	50 ns

**SN75374**  
**QUADRUPLE MOSFET DRIVER**

**PARAMETER MEASUREMENT INFORMATION**



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50\ \Omega$ .  
B. C<sub>L</sub> includes probe and jig capacitance.

**FIGURE 1. SWITCHING TIMES, EACH DRIVER**

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

# SN75374

## QUADRUPLE MOSFET DRIVER

### TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9

TYPICAL CHARACTERISTICS




FIGURE 10




FIGURE 11




FIGURE 12

NOTE: For  $R_D = 0$ , operation with  $C_L > 2000$  pF violates absolute maximum current rating.

# SN75374 QUADRUPLE MOSFET DRIVER

## APPLICATIONS INFORMATION

### driving power MOSFETs

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pull-up resistor is not satisfactory for high-speed applications. In Figure 13(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470  $\Omega$  pull-up resistor. The input capacitance ( $C_{iss}$ ) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the product of input capacitance and the pull-up resistor is shown in Figure 13(b).




FIGURE 13. POWER MOSFET DRIVE USING SN75447

5

Peripheral Drivers/Actuators

A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The SN75374 driver provides the high-speed totem-pole drive desired in an application of this type, see Figure 14(a). The resulting faster switching speeds are shown in Figure 14(b).




FIGURE 14. POWER MOSFET DRIVE USING SN75374

**APPLICATIONS INFORMATION**

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{PK} = \frac{VC}{t_r}$$

where C is the capacitive load, and  $t_r$  is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 14(a), V is found by the equation

$$V = V_{OH} - V_{OL}$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 14(a) is

$$I_{PK} = \frac{(3.0)(4)(10^9)}{100(10^9)} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a  $V_{CC}$  of 5 V, and assuming worst-case conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of  $V_{CC2}$  must be supplied to the MOSFET gate,  $V_{CC3}$  should be at least 3 volts higher than  $V_{CC2}$ .

**THERMAL INFORMATION****power dissipation precautions**

Significant power may be dissipated in the SN75374 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 12 shows the power dissipated in a typical SN75374 as a function of frequency and load capacitance. Average power dissipated by this driver is derived from the equation

$$P_T(AV) = P_{DC}(AV) + P_C(AV) + P_S(AV)$$


where  $P_{DC}(AV)$  is the steady-state power dissipation with the output high or low,  $P_C(AV)$  is the power level during charging or discharging of the load capacitance, and  $P_S(AV)$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are

$$P_{DC}(AV) = \frac{P_{HtH} + P_{LtL}}{T}$$

$$P_C(AV) \approx C V^2 C f$$

$$P_S(AV) = \frac{PLHtLH + PHLtHL}{T}$$



**FIGURE 15. OUTPUT VOLTAGE WAVEFORM**

where the times are as defined in Figure 15.

# SN75374 QUADRUPLE MOSFET DRIVER

## THERMAL INFORMATION

$P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation,  $C$  is the load capacitance.  $V_C$  is the voltage across the load capacitance during the charge cycle shown by the equation

$$V_C = V_{OH} - V_{OL}$$

$P_{S(AV)}$  may be ignored for power calculations at low frequencies.

$P_{S(AV)}$  may be ignored for power calculations at low frequencies.

In the following power calculation, all four channels are operating under identical conditions:  $f = 0.2$  MHz,  $V_{OH} = 19.9$  volts and  $V_{OL} = 0.15$  volts with  $V_{CC1} = 5$  volts,  $V_{CC2} = 20$  volts,  $V_{CC3} = 24$  volts,  $V_C = 19.75$  volts,  $C = 1000$  picofarads, and the duty cycle = 60%. At 0.2 MHz for  $C_L < 2000$  pF,  $P_{S(AV)}$  is negligible and can be ignored. When the output voltage is low,  $I_{CC2}$  is negligible and can be ignored.

On a per-channel basis using data sheet values

$$P_{DC(AV)} = \left[ (5 \text{ V}) \left( \frac{4 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{-2.2 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \\ \left[ (5 \text{ V}) \left( \frac{31 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

$$P_{DC(AV)} = 58.2 \text{ mW per channel}$$

Power during the charging time of the load capacitance is

$$P_{C(AV)} = (1000 \text{ pF}) (19.75 \text{ V})^2 (0.2 \text{ MHz}) = 78 \text{ mW per channel}$$

Total power for each driver is

$$P_T(AV) = 58.2 \text{ mW} + 78 \text{ mW} = 136.2 \text{ mW}$$

The total package power is

$$P_T(AV) = (136.2) (4) = 544.8 \text{ mW}$$

# SN75407, SN75408 DUAL HIGH-CURRENT PERIPHERAL DRIVERS

D2829, SEPTEMBER 1986




- Characterized for Use to 500 mA
- No Output Latch-Up at 50 V
- Very Low Quiescent Power . . . 100 mW Typical
- Very Low Input Current . . . 1  $\mu$ A Typical
- Output Clamp Diodes for Transient Suppression
- TTL- or MOS-Compatible Diode-Clamped Inputs
- Standard 5-V Supply Voltage
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability

## description

The SN75407 and SN75408 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching outputs. These devices have diode-clamped inputs as well as high-current, high-voltage output clamp diodes for switching inductive loads. Special circuits enable these devices to feature very low quiescent power and minimal input current requirements. Applications include logic buffers, hammer drivers, dc motor drivers, and dc relay/ solenoid drivers.

The SN75407 and SN75408 are characterized for operation from 0°C to 70°C.

## logic symbols



## FUNCTION TABLES SN75407 (EACH NAND DRIVER)


INPUTS		OUTPUT
A	S	Y
H	H	L
L	X	H
X	L	H

## SN75408 (EACH OR DRIVER)

INPUTS		OUTPUT
A	S	Y
H	X	H
X	H	H
L	L	L


## functional block diagrams (positive logic)

SN75407



positive logic:  $Y = \overline{AS}$  or  $\overline{A} + \overline{S}$


SN75408



positive logic:  $Y = A + S$  or  $\overline{A}\overline{S}$

# SN75407, SN75408 DUAL HIGH-CURRENT PERIPHERAL DRIVERS

## schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Output current (see Note 2) . . . . .	550 mA
Output clamp diode current . . . . .	550 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package . . . . .	725 mW
P package . . . . .	1200 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
 2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.  
 3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C and the P package to 768 mW at 70°C at the rate of 9.6 mW/°C.

## recommended operating conditions

PARAMETERS	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Operating free-air temperature, T <sub>A</sub>	0	70		°C

## **SN75407, SN75408**

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub>	= -12 mA		-0.9	-1.5	V	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub>	= 4.75 V	V <sub>IH</sub>	= 2 V,			
V <sub>OL</sub>	Low-level output voltage	V <sub>IL</sub>	= 0.8 V,	V <sub>OH</sub>	= 70 V	1	100	
		V <sub>CC</sub>	= 4.75 V,	I <sub>OL</sub>	= 100 mA	0.10	0.3	
		V <sub>IH</sub>	= 2 V,	I <sub>OL</sub>	= 200 mA	0.22	0.45	
		V <sub>IL</sub>	= 0.8 V	I <sub>OL</sub>	= 300 mA	0.45	0.65	
V <sub>(BR)O</sub> Output breakdown voltage		V <sub>CC</sub> = 4.75 V,		I <sub>OL</sub>	= 500 mA	0.8	1	
V <sub>R(K)</sub> Output clamp diode reverse voltage		V <sub>CC</sub>	= 4.75 V,	I <sub>O</sub>	= 100 $\mu$ A	70	100	
V <sub>F(K)</sub> Output clamp diode forward voltage		V <sub>CC</sub>	= 4.75 V,	I <sub>F</sub>	= 500 mA	0.6	1.2	
I <sub>IH</sub> High-level input current		V <sub>CC</sub>	= 5.25 V,	V <sub>I</sub>	= 5.25 V	0.01	10	
I <sub>IL</sub>	Low-level input current	A input	V <sub>CC</sub> = 5.25 V,		V <sub>I</sub> = 0.8 V	-0.5	-10	
			V <sub>CC</sub> = 5.25 V,		V <sub>I</sub> = 0	-1	-20	
I <sub>CCH</sub>	Supply current, outputs high	SN75407	V <sub>CC</sub> = 5.25 V	V <sub>I</sub> = 0		20	30	
		SN75408		V <sub>I</sub> = 5 V		20	30	
I <sub>CCL</sub>	Supply current, outputs low	SN75407	V <sub>CC</sub> = 5.25 V	V <sub>I</sub> = 5 V		20	30	
		SN75408		V <sub>I</sub> = 0		20	30	


5

**switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 100 \Omega,$ See Figures 1 and 3	0.5	1	$\mu\text{s}$	
tPHL	Propagation delay time, high-to-low-level output		0.4	0.8	$\mu\text{s}$	
tTLH	Transition time, low-to-high-level output		0.1	0.2	$\mu\text{s}$	
tTHL	Transition time, high-to-low-level output		0.1	0.2	$\mu\text{s}$	
V <sub>OH</sub>	High-level output voltage after switching	$V_S = 50 \Omega, R_L = 100 \Omega,$ See Figures 2 and 3	V <sub>S</sub> - 10			mV

<sup>†</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

## PARAMETER MEASUREMENT INFORMATION




**NOTES** A. The pulse generator has the following characteristics;  $t_W = 5 \mu s$ , PRR = 100 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. TEST CIRCUIT FOR SWITCHING TIMES**

# SN75407, SN75408 DUAL HIGH-CURRENT PERIPHERAL DRIVERS

## PARAMETER MEASUREMENT INFORMATION (continued)



**L5** NOTES A. The pulse generator has the following characteristics;  $t_W = 40 \mu s$ , PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. TEST CIRCUIT FOR HIGH-LEVEL OUTPUT VOLTAGE AFTER SWITCHING




FIGURE 3. VOLTAGE WAVEFORMS

QUADRUPLE PERIPHERAL DRIVER  
WITH OUTPUT FAULT PROTECTION

D2848, FEBRUARY 1985


- Saturating Outputs With Low On Resistance
- Very Low Standby Power . . . 53 mW Max
- High-Impedance MOS- or TTL-Compatible Inputs
- Standard 5-V Supply Voltage
- No Output Glitch During Power-Up or Power-Down
- Output Clamp Diodes for Transient Suppression
- 2-W Power Package . . . 60 °C/W  $R_{\theta JA}$
- 600-mA Output Current
- 35-V Switching Voltage

**description**

The SN75435 quadruple peripheral driver is designed for use in systems requiring high current, high voltage, and high load power. It features four inverting open-collector drivers with a common enable input that, when taken low, disables all four outputs. Each driver is protected against load shorts with its own latching over-current shutdown circuitry, which will turn the output off when a load short is detected. A short on one load will not affect operation of the other three drivers. The latch for the shutdown will hold the output off until the input or enable pin is taken low and then high again. A delay circuit is incorporated in the over-current shutdown to allow load capacitance of up to 5 nF at 35 volts.

Applications include relay drivers, lamp drivers, solenoid drivers, motor drivers, LED drivers, line drivers, logic buffers, hammer drivers, and memory drivers.

The SN75435 is characterized for operation from 0 °C to 70 °C.


NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)FUNCTION TABLE  
(EACH NAND DRIVER)

INPUTS		OUTPUT
A	G	Y
L	X	H
X	L	H
H	H	L

H = high level, L = low level

X = irrelevant

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


# SN75435

## QUADRUPLE PERIPHERAL DRIVER WITH OUTPUT FAULT PROTECTION

logic diagram (positive logic)



schematic of inputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Output supply voltage . . . . .	70 V
Output diode clamp current . . . . .	1 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	2075 mW
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Output voltage			35	V
Output current			600	mA
Load capacitance (See Figure 3)			35	nF

### electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
	V <sub>CC</sub>	I <sub>O</sub>				
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = 4.75 V,	I <sub>O</sub> = -12 mA	-0.9	-1.5		V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V,			100		μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V	I <sub>OL</sub> = 300 mA I <sub>OL</sub> = 600 mA	0.25	0.5		V
V <sub>R</sub> Output clamp diode reverse voltage	V <sub>CC</sub> = 4.75 V,	I <sub>R</sub> = 100 μA	70	100		V
V <sub>F</sub> Output clamp diode forward voltage	I <sub>F</sub> = 600 mA		1.2	1.6		V
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.25 V	0.01	10		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.8 V	-0.5	-10		μA
Over-current shutdown current	V <sub>CC</sub> = 4.75 V to 5.25 V		650	850		mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0		6	10	mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5 V		55	75	mA


<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

SN75435  
QUADRUPLE PERIPHERAL DRIVER  
WITH OUTPUT FAULT PROTECTION

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , $R_L = 60 \Omega$ , See Figure 1	750			ns
$t_{PHL}$ Propagation delay time, high-to-low-level output		750			ns
$t_{TLH}$ Transition time, low-to-high-level output		200			ns
$t_{THL}$ Transition time, high-to-low-level output		200			ns
$V_{OH}$ High-level output voltage after switching	See Figure 2	$V_S - 10$			mV

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

# SN75435 QUADRUPLE PERIPHERAL DRIVER WITH OUTPUT FAULT PROTECTION

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  include probe and jig capacitance.

FIGURE 2. LATCH-UP TEST

5

## RECOMMENDED OPERATING CONDITIONS






FIGURE 3

## TYPICAL APPLICATION DATA



4-WINDING STEPPER MOTOR CONTROL CIRCUIT



TIMING DIAGRAM FOR MOTOR CONTROL CIRCUIT

<sup>†</sup>The SN74LS194 is a universal shift register with both shift-right and shift-left capability. In this application S0 (pin 9) is wired high and only the shift-right and parallel-load modes are utilized. The logic symbol shown above has been simplified to show only the utilized modes.

<sup>‡</sup>This signal is CW/CCW or  $\overline{\text{CW}}/\text{CCW}$  depending on motor winding.



# SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS


D2806, DECEMBER 1986

- Saturating Outputs with Low On-State Resistance
- High-Impedance Inputs Compatible with CMOS, MOS, and TTL Levels
- Very Low Standby Power . . . 21 mW Maximum
- High-Voltage Outputs . . . 70 V Min
- No Output Glitch During Power Up or Power Down
- No Latch-Up Within Recommended Operating Conditions
- Output Clamp Diodes for Transient Suppression
- 2-Watt Power Package

## description


The SN75436, SN75437A, and SN75438 quadruple peripheral drivers are designed for use in systems requiring high current, high voltage, and high load power. Each device features four inverting open-collector outputs with a common enable input that, when taken low, disables all four outputs. The envelope of I-V characteristics exceeds the specifications sufficiently to avoid high-current latch up. Applications include driving relays, lamps, solenoids, motors, LED's, transmission lines, hammers, and other high-power-demand devices.

## logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)




FUNCTION TABLE  
(each NAND driver)


INPUTS		OUTPUT
A	G	Y
H	H	L
L	X	H
X	L	H

H = high level,  
L = low level,  
X = irrelevant

## equivalent schematic of each input



## logic diagram (positive logic, each driver)



5

## SELECTION GUIDE

FEATURE	SN75436	SN75437A	SN75438	UNIT
Maximum recommended output current	0.5	0.5	1	A
Maximum $V_{OL}$ at maximum $I_{OL}$	0.5	0.5	1	V
Maximum recommended output supply voltage in an inductive switching circuit, $V_S$	50	35	35	V

# SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS

## absolute maximum ratings (unless otherwise noted)

Supply voltage, V <sub>CC</sub>	7 V
Input voltage	30 V
Output current: SN75436, SN75437A (see Note 1)	0.75 A
SN75438	1.25 A
Output clamp diode current	1.25 A
Output voltage (off-state)	70 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	2075 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16-inch) from case for 10 seconds	260°C

- NOTES: 1. All four sections of these circuits may conduct rated current simultaneously; however, power dissipation average over a short time interval must fall within the continuous dissipation ratings.  
 2. For operation above 25°C free-air temperature, derate linearly to 1328 mW at 70°C at the rate of 16.6 mW/°C.

## recommended operating conditions

PARAMETER	SN75436			SN75437A			SN75438			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
Output current, I <sub>OL</sub>		0.5			0.5			1		A
Output supply voltage in inductive switching circuit (see Figure 2), V <sub>S</sub>		50			35			35		V
High-level input voltage, V <sub>IH</sub>	2			2			2			V
Low-level input voltage, V <sub>IL</sub>		0.8			0.8			0.8		V
Operating free-air temperature, T <sub>A</sub>	0	70	0	0	70	0	0	70	0	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN75436			SN75438			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub> Input clamp	V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA	-0.9	-1.5		-0.9	-1.5		V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 70 V		1	100		1	100	μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V	I <sub>OL</sub> = 250 mA	0.14	0.25	0.14	0.25		V
		I <sub>OL</sub> = 500 mA	0.28	0.5	0.28	0.5		
		I <sub>OL</sub> = 750 mA			0.42	0.75		
		I <sub>OL</sub> = 1 A			0.60	1		
V <sub>R(K)</sub> Output clamp diode reverse voltage	V <sub>CC</sub> = 4.75 V, I <sub>R</sub> = 100 μA	70	100		70	100		V
V <sub>F(K)</sub> Output clamp diode forward voltage	I <sub>F</sub> = 500 mA		1	1.6	1	1.6		V
	I <sub>F</sub> = 1 A				1.2	2		
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.25 V	0.1	10		0.1	10		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.8 V	-0.25	-10		-0.25	-10		μA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V		1	4		1	4	mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V		45	65		45	65	mA


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS

**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}$ , $R_L = 60 \Omega$ See Figure 1	1950	5000	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level output		150	500	ns	
$t_{TLH}$	Transition time, low-to-high-level output		40		ns	
$t_{THL}$	Transition time, high-to-low-level output		36		ns	
V <sub>OH</sub>	High-level output voltage, after switching	SN75436	$V_S = 50 \text{ V}$ , $I_O \approx 500 \text{ mA}$ , $R_L = 100 \Omega$ , See Figure 2	$V_S - 10$		mV
		SN75437A	$V_S = 35 \text{ V}$ , $I_O \approx 500 \text{ mA}$ , $R_L = 70 \Omega$ , See Figure 2	$V_S - 10$		mV
		SN75438	$V_S = 35 \text{ V}$ , $I_O \approx 1 \text{ A}$ , $R_L = 35 \Omega$ , See Figure 2	$V_S - 10$		mV

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. SWITCHING CHARACTERISTICS**



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2. LATCH-UP TEST**

# SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS

## PARAMETER MEASUREMENT INFORMATION

### MAXIMUM COLLECTOR CURRENT vs DUTY CYCLE




FIGURE 3

### MAXIMUM COLLECTOR CURRENT vs DUTY CYCLE






FIGURE 4

**TYPICAL APPLICATION DATA**



**FIGURE 5. 4-WINDING STEPPER MOTOR CONTROL CIRCUIT**



**FIGURE 6. TIMING DIAGRAM**

51

Peripheral Drivers/Actuators

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265




# SN75440

## QUADRUPLE PERIPHERAL DRIVER

D2872, JANUARY 1985—REVISED SEPTEMBER 1986

- Saturating Outputs with Low On-State Resistance
- High-Impedance Inputs Compatible with CMOS, MOS, and TTL Levels
- Very Low Standby Power ... 21 mW Maximum
- High-Voltage Outputs ... 70 V Min
- No Output Glitch During Power Up or Power Down
- No Latch-Up Within Recommended Operating Conditions
- Output Clamp Diodes for Transient Suppression
- 2-Watt Power Packages
- Direct Replacement for National Semiconductor DS3669



FUNCTION TABLE

INPUTS		OUTPUT
A	G	Y
L	H	L
H	X	H
X	L	H

H = high-level

L = low-level



X = irrelevant

5

### description

The SN75440 quadruple peripheral driver is designed for use in systems requiring high current, high voltage, and high load power. Each device features four noninverting open-collector outputs with a common enable input that, when taken low, disables all four outputs. The envelope of I-V characteristics exceeds the specifications sufficiently to avoid high-current latch up. Applications include driving relays, lamps, solenoids, motors, LEDs, transmission lines, hammers, and other high-power-demand devices.


### logic symbols (alternatives)<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75440 QUADRUPLE PERIPHERAL DRIVER

equivalent schematic of each input



logic diagram (each driver, positive logic)



absolute maximum ratings (unless otherwise noted)

Supply voltage, V <sub>CC</sub> .....	7 V
Input voltage .....	30 V
Output current (see Note 1) .....	0.75 A
Output clamp diode current .....	1 A
Output voltage (off-state) .....	70 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) .....	2075 mW
Operating virtual junction temperature .....	150°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C

- NOTES: 1. All four sections of these circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.  
2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

SN75440  
QUADRUPLE PERIPHERAL DRIVER

**recommended operating conditions**

PARAMETER	MIN	NOM	MAX	UNIT
Supply Voltage, $V_{CC}$	4.75	5	5.25	V
Output current, $I_{OL}$			600	mA
Output supply voltage in Figure 2 (Inductive switching circuit, $V_S$ )			35	V
High-level input voltage, $V_{IH}$	2			V
Low-level input voltage, $V_{IL}$			0.8	V
Operating free-air temperature, $T_A$	0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage	$V_{CC} = 4.75$ V,	$I_I = -12$ mA		-0.9	-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = 4.75$ V $V_{IL} = 0.8$ V,	$V_{IH} = 2$ V, $V_{OH} = 70$ V		1	100	μA
$V_{OL}$ Low-level output voltage	$V_{CC} = 4.75$ V, $V_{IH} = 2$ V, $V_{IL} = 0.8$ V	$I_{OL} = 300$ mA $I_{OL} = 600$ mA		0.4	0.7	V
$V_{R(D)}$ Output clamp diode reverse voltage	$V_{CC} = 4.75$ V,	$I_R = 100$ μA	70	100		V
$V_{F(D)}$ Output clamp diode forward voltage	$I_F = 800$ mA			1	1.6	V
$I_{IH}$ High-level input current	$V_{CC} = 5.25$ V,	$V_I = 5.25$ V		0.1	10	μA
$I_{IL}$ Low-level input current	$V_{CC} = 5.25$ V,	$V_I = 0.4$ V		-0.25	-10	μA
$I_{CCH}$ Supply current, outputs high	$V_{CC} = 5.25$ V,	$V_{IH} = 2$ V		1	4	mA
$I_{CCL}$ Supply current, outputs low	$V_{CC} = 5.25$ V, $V_{IL} = 0$ V			50	65	mA


<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

**switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$**


PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 60 \Omega$ ,	A Input		1.4	5	μs
		G Input		1.5	5	
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 30$ pF,	A Input		0.1	0.5	μs
		G Input		2.5	5	
$t_{TLH}$ Transition time, low-to-high-level output	See Figure 1			200		ns
$t_{THL}$ Transition time, high-to-low-level output				50		ns
$V_{OH}$ High-level output voltage, after switching	$V_S = 35$ V, $R_L = 70 \Omega$ ,	$I_O = 500$ mA, See Figure 2	$V_S - 10$			mV

# SN75440 QUADRUPLE PERIPHERAL DRIVER

## PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  100 kHz,  $Z_{out}$  = 50 Ω.  
 B.  $C_L$  includes probe and jig capacitance.




**FIGURE 1. SWITCHING CHARACTERISTICS**

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq 12.5 \text{ kHz}$ ,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.



**FIGURE 2. LATCH-UP TEST**

LO

## Peripheral Drivers/Actuators

# SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

D2481, DECEMBER 1978—REVISED FEBRUARY 1987


- Very Low Power Requirements
- Very Low Input Current
- Characterized for Use to 350 mA
- No Output Latch-Up at 50 V (After Conducting 300 mA)
- High-Voltage Outputs (70 V Min)
- Output Clamp Diodes for Transient Suppression (350 mA, 70 V)
- TTL- or MOS-Compatible Diode-Clamped Inputs
- Standard Supply Voltage
- Suitable for Hammer-Driver Applications

## description

Series 75446 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching times. The SN75446, SN75447, SN75448, and SN75449 provide AND, NAND, OR, and NOR drivers, respectively. These devices have diode-clamped inputs as well as high-current, high-voltage inductive-clamp diodes on the outputs.


Series 75446 drivers are characterized for operation from 0°C to 70°C.

## schematics of inputs and outputs



SN75446, SN75447, SN75448, SN75449 . . . D OR P PACKAGE

(TOP VIEW)



## FUNCTION TABLES

**SN75446**  
(EACH AND DRIVER)

INPUTS	OUTPUT	
A	S	Y
H	H	H
L	X	L
X	L	L

**SN75447**  
(EACH NAND DRIVER)

INPUTS	OUTPUT	
A	S	Y
H	H	L
L	X	H
X	L	H

**SN75448**  
(EACH OR DRIVER)

INPUTS	OUTPUT	
A	S	Y
H	X	H
X	H	H
L	L	L

**SN75449**  
(EACH NOR DRIVER)

INPUTS	OUTPUT	
A	S	Y
H	X	L
X	H	L
L	L	H

H = high level





L = low level

X = irrelevant





5

# SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

logic symbols†



logic diagrams (positive logic)



5

Peripheral Drivers/Actuators

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Output current (see Note 2) . . . . .	400 mA
Output clamp diode current . . . . .	400 mA
Continuous total dissipation at (or below)	
25°C free-air temperature (see Note 3): D package . . . . .	725 mW
P package . . . . .	1200 mW
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.

3. For operation above 25°C free-air temperature, derate the D package at the rate of 5.8 mW/°C and the P package at the rate of 9.6 mW/°C.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
Operating free-air temperature, $T_A$	0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$ Input clamp voltage		$I_I = -12 \text{ mA}$		-0.9	-1.5	V
$I_{OH}$ High-level output current		$V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 70 \text{ V}$		1	100	μA
$V_{OL}$ Low-level output voltage		$V_{CC} = 4.75 \text{ V}$ ,	$I_{OL} = 100 \text{ mA}$	0.10	0.3	V
		$V_{IH} = 2 \text{ V}$ ,	$I_{OL} = 200 \text{ mA}$	0.22	0.45	
		$V_{IL} = 0.8 \text{ V}$ ,	$I_{OL} = 300 \text{ mA}$	0.45	0.65	
		$V_{IL} = 0.8 \text{ V}$ ,	$I_{OL} = 350 \text{ mA}$	0.55	0.75	
$V_{(BR)O}$ Output breakdown voltage		$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = 100 \text{ μA}$	70	100		V
$V_{R(K)}$ Output clamp diode reverse voltage		$V_{CC} = 4.75 \text{ V}$ , $I_R = 100 \text{ μA}$	70	100		V
$V_{F(K)}$ Output clamp diode forward voltage		$V_{CC} = 4.75 \text{ V}$ , $I_F = 350 \text{ mA}$	0.6	1.2	1.6	V
$I_{IH}$ High-level input current		$V_{CC} = 5.25 \text{ V}$ , $V_I = 5.25 \text{ V}$	0.01	10		μA
$I_{IL}$ Low-level input current	A input		-0.5	-10		μA
	Strobe S	$V_{CC} = 5.25 \text{ V}$ , $V_I = 0.8 \text{ V}$		-1	-20	
$I_{ICCH}$ Supply current, outputs high	SN75446	$V_{CC} = 5.25 \text{ V}$	$V_I = 5 \text{ V}$	11	18	mA
	SN75447		$V_I = 0$	11	18	
	SN75448		$V_I = 5 \text{ V}$	18	25	
	SN75449		$V_I = 0$	18	25	
$I_{ICCL}$ Supply current, outputs low	SN75446	$V_{CC} = 5.25 \text{ V}$	$V_I = 0$	11	18	mA
	SN75447		$V_I = 5 \text{ V}$	11	18	
	SN75448		$V_I = 0$	18	25	
	SN75449		$V_I = 5 \text{ V}$	18	25	


<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 100 \Omega$ , See Figure 1	300	750	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output		200	500	ns	
$t_{TLH}$ Transition time, low-to-high-level output		50	100	ns	
$t_{THL}$ Transition time, high-to-low-level output		50	100	ns	
$V_{OH}$ High-level output voltage after switching	$V_S = 55 \text{ V}$ , $I_O \approx 300 \text{ mA}$ , See Figure 2	$V_S - 0.018$		V	

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

# SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50\ \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST



**SN55450B THRU SN55454B  
SN75451B THRU SN75454B  
DUAL PERIPHERAL DRIVERS**

D2217, DECEMBER 1976—REVISED SEPTEMBER 1986

**PERIPHERAL DRIVERS FOR  
HIGH-CURRENT SWITCHING  
AT VERY HIGH SPEEDS**

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 20 V (After Conducting 300 mA)
- High-Speed Switching
- Circuit Flexibility for Varied Applications
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

**SUMMARY OF SERIES 55450B/75451B**


DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55450B	AND <sup>†</sup>	FK,J
SN55451B	AND	FK,JG
SN55452B	NAND	FK,JG
SN55453B	OR	FK,JG
SN55454B	NOR	FK,JG
SN75451B	AND	D,P
SN75452B	NAND	D,P
SN75453B	OR	D,P
SN75454B	NOR	D,P

<sup>†</sup>With output transistor base connected externally to output of gate.


**description**

Series 55450B/75451B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL logic. This family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 55450B/75451B family is equal to that of the 75450 family, and the parts have been designed to ensure freedom from latch-up. Diode-clamped inputs simplify circuit design.

**SN55450B . . . J PACKAGE  
(TOP VIEW)**




**SN55450B . . . FK PACKAGE  
(TOP VIEW)**




**SN55451B, SN55452B,  
SN55453B, SN55454B . . . JG PACKAGE  
SN75451B, SN75452B,  
SN75453B, SN75454B . . . D OR P PACKAGE**

**(TOP VIEW)**



**SN55451B, SN55452B,  
SN55453B, SN55454B . . . FK PACKAGE**

**(TOP VIEW)**



NC—No internal connection

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1981, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN55450B THRU SN55454B SN75451B THRU SN75454B DUAL PERIPHERAL DRIVERS

## description (cont'd)

Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55450B is a unique general-purpose device, featuring two standard Series 54 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. The device offers the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic), with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

Series 55450B drivers are characterized for operation over the full military range of -55°C to 125°C. Series 75451B drivers are characterized for operation from 0°C to 70°C.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55450B	SN55451B SN55452B SN55453B SN55454B	SN75451B SN75452B SN75453B SN75454B	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	V
Input voltage	5.5	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	5.5	V
V <sub>CC</sub> -to-substrate voltage	35			V
Collector-to-substrate voltage	35			V
Collector-base voltage	35			V
Collector-emitter voltage (see Note 3)	30			V
Emitter-base voltage	5			V
Off-state output voltage		30	30	V
Continuous collector or output current (see Note 4)	400	400	400	mA
Peak collector or output current (t <sub>w</sub> ≤ 10 ms, duty cycle ≤ 50%, (see Note 4))	500	500	500	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 5)	D package		725	mW
	FK package	1375	1375	
	J package	1375		
	JG package		1050	
	P package			
Operating free-air temperature range	-55 to 125	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260	260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J or JG package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or P package			260 °C

- NOTES: 1. Voltage values are with respect to the network ground terminal unless otherwise specified.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. This value applies when the base-emitter resistance ( $R_{BE}$ ) is equal to or less than 500 Ω.  
 4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.  
 5. For operation above 25°C free-air temperature, refer to the Dissipation Derating Table.

**SN55450B THRU SN55454B  
SN75451B THRU SN75454B  
DUAL PERIPHERAL DRIVERS**

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	725 mW	5.8 mW/°C	25°C
FK	1375 mW	11.0 mW/°C	25°C
J	1375 mW	11.0 mW/°C	25°C
JG	1050 mW	8.4 mW/°C	25°C
P	1200 mW	9.6 mW/°C	25°C


**recommended operating conditions (see Note 6)**

	SERIES 55450B			SERIES 75451B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2.2			2			V
Low-level input voltage, V <sub>IL</sub>				0.8			V
Operating free-air temperature, T <sub>A</sub>	-55	125	0	0	70	0	°C

NOTE 6: For the SN55450B only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.


# SN55450B DUAL PERIPHERAL POSITIVE-AND DRIVER

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



positive logic:

$Y = \overline{AG}$  or  $\overline{A + G}$  (gate only)

$C = AG$  or  $A + \overline{G}$  (gate and transistor)

Pin numbers shown are for the J package.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

## TTL gates

PARAMETER	TEST CONDITIONS‡		SN55450B	UNIT
	MIN	TYP§	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA		-1.2	-1.5
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 0.8 V, I <sub>OH</sub> = -400 μA	2.4	3.3	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 16 mA	0.25	0.5	V
I <sub>I</sub> Input current at maximum input voltage	input A V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1 2	•	mA
I <sub>IH</sub> High-level input current	input A input G V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40 80		μA
I <sub>IL</sub> Low-level input current	input A input G V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.6 -3.2		mA
I <sub>OS</sub> Short-circuit output current†	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0	-18	-35	-55
I <sub>ICCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	2.8	4	mA
I <sub>ICCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	7	11	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

†Not more than one output should be shorted at a time.

# SN55450B

## DUAL PERIPHERAL POSITIVE-AND DRIVER

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

### output transistors

PARAMETER	TEST CONDITIONS†	SN55450B			UNIT
		MIN	TYP‡	MAX	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 100 \mu A, I_E = 0$	35			V
V <sub>(BR)CER</sub>	Collector-emitter breakdown voltage $I_C = 100 \mu A, R_{BE} = 500 \Omega$	30			V
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 100 \mu A, I_C = 0$	5			V
$h_{FE}$	Static forward current transfer ratio V <sub>CE</sub> = 3 V, $T_A = 25^\circ C$ See Note 7	$I_C = 100 mA$	25		
		$I_C = 300 mA$	30		
		$I_C = 100 mA$	10		
		$I_C = 300 mA$	15		
V <sub>BE</sub>	$I_B = 10 mA, I_C = 100 mA$ , See Note 7		0.85	1.2	V
	$I_B = 30 mA, I_C = 300 mA$ , See Note 7		1	1.4	
V <sub>CE(sat)</sub>	$I_B = 10 mA, I_C = 100 mA$ , See Note 7		0.25	0.5	V
	$I_B = 30 mA, I_C = 300 mA$ , See Note 7		0.45	0.8	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V, T_A = 25^\circ C$ .

NOTE 7: These parameters must be measured using pulse techniques.  $t_W = 300 \mu s$ , duty cycle  $\leq 2\%$ .

### switching characteristics, $V_{CC} = 5 V, T_A = 25^\circ C$

#### TTL gates

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_L = 15 pF, R_L = 400 \Omega$ , See Figure 1	12			ns
		8			ns

#### output transistors

PARAMETER	TEST CONDITIONS§	MIN	TYP	MAX	UNIT
$t_d$	$I_C = 200 mA, I_B(1) = 20 mA, I_B(2) = -40 mA$	8			ns
$t_r$	$V_{BE(off)} = -1 V, C_L = 15 pF, R_L = 50 \Omega$	12			ns
$t_s$	See Figure 2	7			ns
$t_f$		6			ns


§ Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gate and transistors combined

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$I_C \approx 200 mA, C_L = 15 pF, R_L = 50 \Omega$ , See Figure 3	20	30		ns
		20	30		ns
		7	12		ns
		9	15		ns
$V_{OH}$	$V_S = 20 V, I_C \approx 300 mA, R_{BE} = 500 \Omega$ , See Figure 4	$V_S - 6.5$			mV


# SN55451B, SN75451B DUAL PERIPHERAL POSITIVE-AND DRIVERS

logic symbol†



†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

positive logic:  
 $Y = AB$  or  $\overline{A+B}$

schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55451B			SN75451B			UNIT
		MIN	TYP§	MAX	MIN	TYP§	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-	-1.5	-	-1.2	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 30 V		300			100		µA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25	0.5		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5	0.8		0.5	0.7		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1		1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		40		40	µA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-	-1.6	-1	-	-1.6	mA
I <sub>ICCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	7	11		7	11		mA
I <sub>ICCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	52	65		52	65		mA


‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 3	18	25		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		18	25		ns
t <sub>tLH</sub> Transition time, low-to-high-level output		5	8		ns
t <sub>tHL</sub> Transition time, high-to-low-level output		7	12		ns
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 20 V, I <sub>O</sub> ≈ 300 mA, See Figure 4	V <sub>S</sub> - 6.5			mV

# SN55452B, SN75452B DUAL PERIPHERAL POSITIVE-NAND DRIVERS



**logic symbol<sup>†</sup>**


<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE  
(EACH DRIVER)**

A	B	Y
L	L	H (off state)
L	H	H (off state)
H	L	H (off state)
H	H	L (on state)

positive logic:  
 $Y = AB$  or  $\bar{A} + \bar{B}$

**logic diagram (positive logic)**

**schematic (each driver)**


Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>‡</sup>	SN55452B			SN75452B			UNIT
		MIN	TYP <sup>§</sup>	MAX	MIN	TYP <sup>§</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5		-1.2	-1.5		V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 30 V		300			100		μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100 mA	0.25	0.5		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 300 mA	0.5	0.8		0.5	0.7		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1		1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		40		40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.1	-1.6		-1.1	-1.6		mA
I <sub>ICCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	11	14		11	14		mA
I <sub>ICCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	56	71		56	71		mA

<sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 3	26	35	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		24	35	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output		5	8	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		7	12	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 20 V, I <sub>O</sub> ≈ 300 mA, See Figure 4	V <sub>S</sub> - 6.5			mV


# SN55453B, SN75453B DUAL PERIPHERAL POSITIVE-OR DRIVERS

logic symbol†



†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	L (on state)
L	H	H (off state)
H	L	H (off state)
H	H	H (off state)

positive logic:  
 $Y = A + B \text{ or } \overline{AB}$

schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55453B			SN75453B			UNIT	
		MIN	TYP§	MAX	MIN	TYP§	MAX		
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.2	-1.5	-1.2	-1.5	-1.2	-1.5	V	
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}$ , $V_{IH} = \text{MIN}$ , $V_{OH} = 30 \text{ V}$			300			100	$\mu\text{A}$	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	0.25	0.5	0.25	0.4	0.25	0.4	V	
	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$	0.5	0.8	0.5	0.7	0.5	0.7		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$		1		1		1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40		40		40	$\mu\text{A}$	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1	-1.6			-1	-1.6	mA
$I_{CCH}$ Supply current, outputs high	$V_{CC} = \text{MAX}$ , $V_I = 5 \text{ V}$	8	11		8	11		mA	
$I_{CCL}$ Supply current, outputs low	$V_{CC} = \text{MAX}$ , $V_I = 0$	54	68		54	68		mA	


‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
					ns	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output					18	25
$t_{PHL}$ Propagation delay time, high-to-low-level output					16	25
$t_{tLH}$ Transition time, low-to-high-level output	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ , See Figure 3				5	8
$t_{tHL}$ Transition time, high-to-low-level output					7	12
$V_{OH}$ High-level output voltage after switching	$V_S = 20 \text{ V}$ , See Figure 4				$V_S - 6.5$	mV




**SN55454B, SN75454B**  
**DUAL PERIPHERAL POSITIVE-NOR DRIVERS**
**logic symbol†**

†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)****FUNCTION TABLE  
(EACH DRIVER)**

A	B	Y
L	L	H (off state)
L	H	L (on state)
H	L	L (on state)
H	H	L (on state)

positive logic:  
 $Y = \overline{A+B} \text{ or } \overline{AB}$

**schematic (each driver)**

Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS‡	SN55454B			SN75454B			UNIT
		MIN	TYP§	MAX	MIN	TYP§	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5		-1.2	-1.5		V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 30 V		300			100		μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100 mA	0.25	0.5		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 300 mA	0.5	0.8		0.5	0.7		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1			1		mA
I <sub>IIH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40			40		μA
I <sub>IIL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-1.6		-1	-1.6		mA
I <sub>ICCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	13	17		13	17		mA
I <sub>ICCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	61	79		61	79		mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 3		27	35	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output			24	35	ns
t <sub>TLH</sub> Transition time, low-to-high-level output		5	8		ns
t <sub>THL</sub> Transition time, high-to-low-level output		7	12		ns
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 20 V, I <sub>O</sub> ≈ 300 mA, See Figure 4	V <sub>S</sub> - 6.5			mV


# SN55450B

## DUAL PERIPHERAL DRIVER

### PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 1. PROPAGATION DELAY TIMES, EACH GATE (SN55450B ONLY)



TEST CIRCUIT





NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  1%,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES, EACH TRANSISTOR (SN55450B ONLY)



**SN55450B THRU SN55454B  
SN75451B THRU SN75454B  
DUAL PERIPHERAL DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHZ,  $Z_{out} \approx 50 \Omega$ .  
B. When testing SN55450B, connect output Y to transistor base and ground the substrate terminal.  
C.  $C_L$  includes probe and jig capacitance.

**FIGURE 3. SWITCHING TIMES OF COMPLETE DRIVERS**




- NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz,  $Z_{out} = 50 \Omega$ .  
B. When testing SN55450B, connect output Y to transistor base with a 500-Ω resistor from there to ground, and ground the substrate terminal.  
C.  $C_L$  includes probe and jig capacitance.


**FIGURE 4. LATCH-UP TEST OF COMPLETE DRIVERS**

**SN55450B THRU SN55454B  
SN75451B THRU SN75454B  
DUAL PERIPHERAL DRIVERS**


**TYPICAL CHARACTERISTICS**




**FIGURE 5**



**FIGURE 6**



**FIGURE 7**



**FIGURE 8**

NOTE 7: These parameters must be measured using pulse techniques,  $t_W = 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .

**SN55461 THRU SN55464**

**SN75461 THRU SN75463**

**DUAL PERIPHERAL DRIVERS**

D2218, DECEMBER 1976—REVISED SEPTEMBER 1986

## PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 30 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame for Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### SUMMARY OF SERIES 55461/75461

DEVICE	LOGIC	PACKAGES
SN55461	AND	FK,JG
SN55462	NAND	FK,JG
SN55463	OR	FK,JG
SN55464	NOR	FK,JG
SN75461	AND	D,P
SN75462	NAND	D,P
SN75463	OR	D,P

### description


These dual peripheral drivers are functionally interchangeable with SN55451B through SN55454B and SN75451B through SN75453B peripheral drivers, but are designed for use in systems that require higher breakdown voltages than those devices can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55461/SN75461, SN55462/SN75462, SN55463/SN75463, and SN55464 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic), with the output of the gates internally connected to the bases of the n-p-n output transistors.


Series 55461 drivers are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 75461 drivers are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN55461, SN55462,  
SN55463, SN55464 . . . JG PACKAGE  
SN75461, SN75462,  
SN75463 . . . D OR P PACKAGE  
(TOP VIEW)



SN55461, SN55462,  
SN55463, SN55464, . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

**SN55461 THRU SN55464  
SN75461 THRU SN75463  
DUAL PERIPHERAL DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55461 SN55462 SN55463 SN55464	SN75461 SN75462 SN75463	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	7	V
Input voltage	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	V
Off-state output voltage	35	35	V
Continuous collector or output current (see Note 3)	400	400	mA
Peak collector or output current ( $t_W \leq 10$ ms, duty cycle $\leq 50\%$ , see Note 3)	500	500	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 4)	D package FK package JG package P package	725 1375 1050 1200	mW
Operating free-air temperature range		-55 to 125	0 to 70
Storage temperature range		-65 to 150	-65 to 150
Case temperature for 60 seconds	FK package	260	
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	JG package	300	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or P package		260

- NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.  
 4. For operation above 25°C free-air temperature, refer to the Dissipation Derating Table.

DISSIPATION DERATING TABLE


PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	725 mW	5.8 mW/°C	25 °C
FK	1375 mW	11 mW/°C	25 °C
JG	1050 mW	8.4 mW/°C	25 °C
P	1200 mW	9.6 mW/°C	25 °C

recommended operating conditions

	SN55461			SN75461			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, $V_{IH}$	2.2			2			V
Low-level input voltage, $V_{IL}$				0.8			V
Operating free-air temperature, $T_A$	-55	125	0	0	70	°C	


# SN55461, SN75461 DUAL PERIPHERAL POSITIVE-AND DRIVERS

## logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)




## FUNCTION TABLE (EACH DRIVER)

A	B	Y
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

positive logic:  
 $Y = AB \text{ or } \bar{A} + \bar{B}$

## schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55461			SN75461			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-	-1.5	-	-1.2	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 35 V	300			100			μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25	0.5		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5	0.8		0.5	0.7		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40			40			μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-	-1.6	-1	-	-1.6	mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	8	11		8	11		mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	56	76		56	76		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		30	55	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF,	25	40	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output	R <sub>L</sub> = 50 Ω, See Figure 1	8	20	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	20	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 30 V, I <sub>O</sub> ≈ 300 mA, See Figure 2	V <sub>S</sub> - 10			mV


# SN55462, SN75462 DUAL PERIPHERAL POSITIVE-NAND DRIVERS

logic symbol†




†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematic (each driver)



Resistor values shown are nominal.

FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	H (off state)
L	H	H (off state)
H	L	H (off state)
H	H	L (on state)

positive logic:

$$Y = \bar{A}\bar{B} \text{ or } \bar{A} + \bar{B}$$

Pin numbers shown are for D, JG, and P packages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN55462			SN75462			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5		-1.2	-1.5		V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 35 V		300			100		µA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100 mA	0.25	0.5		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 300 mA	0.5	0.8		0.5	0.7		
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1		1	mA
I <sub>IIH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		40		40	µA
I <sub>IIL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.1	-1.6		-1.1	-1.6		mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	13	17		13	17		mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	61	76		61	76		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	45	65	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		30	50	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output		13	25	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	20	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 30 V, See Figure 2	V <sub>S</sub> - 10			mV


# SN55463, SN75463 DUAL PERIPHERAL POSITIVE-OR DRIVERS

## logic symbol†




†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN55463			UNIT
		MIN	TYP‡	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 35 V	300	100	100	μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25	0.5	0.25	V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5	0.8	0.5	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	1	1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40	40	40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-1.6	-1	mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	8	11	8	mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	58	76	58	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		30	55	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		25	40	ns	
t <sub>LTH</sub> Transition time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	8	25	ns	
t <sub>HTL</sub> Transition time, high-to-low-level output		10	25	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 30 V, I <sub>O</sub> ≈ 300 mA, See Figure 2	V <sub>S</sub> - 10		mV	

# SN55464


## DUAL PERIPHERAL POSITIVE-NOR DRIVER

### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)




FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	H (off state)
L	H	L (on state)
H	L	L (on state)
H	H	L (on state)

positive logic:  
 $Y = A + B \text{ or } \overline{AB}$

### schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the JG package.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN55464			UNIT
		MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-	-1.2	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 35 V	-	300	-	μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100 mA	0.25	0.5	-	V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 300 mA	0.5	0.8	-	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	-	1	-	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	-	40	-	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-	-1	-1.6	mA
I <sub>ICCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	14	19	-	mA
I <sub>ICCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	67	85	-	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	TEST CONDITIONS	SN55464			UNIT
		MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	-	40	65	-	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	-	30	50	-	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	I <sub>O</sub> = 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	8	20	-	ns
t <sub>THL</sub> Transition time, high-to-low-level output	-	10	20	-	ns
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 30 V, See Figure 2	I <sub>O</sub> ≈ 300 mA, V <sub>S</sub> = 10 mV	-	-	mV

**SN55461 THRU SN55464  
SN75461 THRU SN75463  
DUAL PERIPHERAL DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**




TEST CIRCUIT




5

NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES



TEST CIRCUIT



Peripheral Drivers/Actuators

NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST




# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS

D2625, DECEMBER 1976—REVISED SEPTEMBER 1986

## HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

- 500 mA Rated Collector Current (Single Output)
- High-Voltage Outputs . . . 100 V
- Output Clamp Diodes
- Inputs Compatible with Various Types of Logic
- Relay Driver Applications
- Higher-Voltage Versions of ULN2005A, ULN2001A, ULN2002A, ULN2003A, and ULN2004A, Respectively, for Commercial Temperature Range

D OR N PACKAGE  
(TOP VIEW)




### description

The SN75465, SN75466, SN75467, SN75468, and SN75469 are monolithic high-voltage, high-current Darlington transistor arrays. Each consists of seven n-p-n Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 milliamperes. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers.


The SN75465 has a 1050-ohm series base resistor and is especially designed for use with TTL where higher current is required and loading of the driving source is not a concern. The SN75466 is a general-purpose array and may be used with TTL, P-MOS, CMOS, and other MOS technologies. The SN75467 is specifically designed for use with 14- to 25-volt P-MOS devices and each input has a zener diode and resistor in series to limit the input current to a safe limit. The SN75468 has a 2700-ohm series base resistor for each Darlington pair for operation directly with TTL or 5-volt CMOS. The SN75469 has a 10.5-kilohm series base resistor to allow its operation directly from CMOS or P-MOS that use supply voltages of 6 to 15 volts. The required input current is below that of the SN75468 and the required voltage is less than that required by the SN75467.

### logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram



**SN75465 THRU SN75469  
DARLINGTON TRANSISTOR ARRAYS**

**schematics (each Darlington pair)**



All resistor values shown are nominal.

**absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)**

**NOTES:** 1. All voltage values are with respect to the emitter/substrate terminal, E, unless otherwise noted.  
 2. For operation above 25°C free-air temperature, derate the D package linearly at the rate of 7.6 mW/°C and derate the N package linearly at the rate of 13.2 mW/°C.

SN75465, SN75466, SN75467  
DARLINGTON TRANSISTOR ARRAYS

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN75465			UNIT
			MIN	TYP	MAX	
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 100 \text{ V}, I_I = 0$			50	$\mu\text{A}$
		$V_{CE} = 100 \text{ V}, I_I = 0, T_A = 70^\circ\text{C}$			100	
$I_{I(off)}$ Off-state input current	3	$V_{CE} = 100 \text{ V}, I_C = 500 \mu\text{A}, T_A = 70^\circ\text{C}$	50	65		$\mu\text{A}$
		$V_I = 3 \text{ V}$			1.5	
$I_I$ Input current	4	$V_I = 3 \text{ V}$			2.4	$\text{mA}$
		$V_{CE} = 2 \text{ V}, I_C = 350 \text{ mA}$			2.4	
$V_{I(on)}$ On-state input voltage	5	$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$	0.9	1.1		$\text{V}$
		$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$	1.0	1.3		
		$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$	1.2	1.6		
$I_R$ Clamp diode reverse current	7	$V_R = 100 \text{ V}$			50	$\mu\text{A}$
		$V_R = 100 \text{ V}, T_A = 70^\circ\text{C}$			100	
$V_F$ Clamp diode forward voltage	8	$I_F = 350 \text{ mA}$			1.7	$\text{V}$
		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$			2	
$C_i$ Input capacitance		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$	15	25		pF

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN75466			SN75467			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 100 \text{ V}, I_I = 0$			50			50	$\mu\text{A}$
		$V_{CE} = 100 \text{ V}, I_I = 0, T_A = 70^\circ\text{C}$			100			100	
$I_{I(off)}$ Off-state input current	3	$T_A = 70^\circ\text{C}$			500				$\mu\text{A}$
		$V_I = 6 \text{ V}$							
$I_I$ Input current	4	$V_I = 17 \text{ V}$						0.82	$\text{mA}$
								1.25	
$hFE$ Static forward current transfer ratio	6	$V_{CE} = 2 \text{ V}, I_C = 350 \text{ mA}$	1000						$$
$V_{I(on)}$ On-state input voltage	5	$V_{CE} = 2 \text{ V}, I_C = 300 \text{ mA}$				50	65		$\text{V}$
								13	
$V_{CE(sat)}$ Collector-emitter saturation voltage	6	$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$	0.9	1.1		0.9	1.1		$\text{V}$
		$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$	1.0	1.3		1.0	1.3		
		$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$	1.2	1.6		1.2	1.6		
$I_R$ Clamp diode reverse current	7	$V_R = 100 \text{ V}$			50			50	$\mu\text{A}$
		$V_R = 100 \text{ V}, T_A = 70^\circ\text{C}$			100			100	
$V_F$ Clamp diode forward voltage	8	$I_F = 350 \text{ mA}$			1.7	2		1.7	$\text{V}$
		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$			15	25		15	
$C_i$ Input capacitance		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$						25	pF

# SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN75468			SN75469			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 100\text{ V}, I_I = 0$			50			50	$\mu\text{A}$
		$V_{CE} = 100\text{ V}, I_I = 0$			100			100	
	2	$T_A = 70^\circ\text{C}$	$V_I = 1\text{ V}$					500	
$I_{I(off)}$ Off-state input current	3	$V_{CE} = 50\text{ V}, I_C = 500\text{ }\mu\text{A}, T_A = 70^\circ\text{C}$	50	65		50	65		$\mu\text{A}$
$I_I$ Input current	4	$V_I = 3.85\text{ V}$			0.93	1.35			$\text{mA}$
		$V_I = 5\text{ V}$					0.35	0.5	
		$V_I = 12\text{ V}$					1.0	1.45	
$V_{I(on)}$ On-state input voltage	5	$V_{CE} = 2\text{ V}$	$I_C = 125\text{ mA}$					5	$\text{V}$
			$I_C = 200\text{ mA}$			2.4		6	
			$I_C = 250\text{ mA}$			2.7			
			$I_C = 275\text{ mA}$					7	
			$I_C = 300\text{ mA}$			3			
			$I_C = 350\text{ mA}$					8	
$V_{CE(sat)}$ Collector-emitter saturation voltage	6	$I_I = 250\text{ }\mu\text{A}, I_C = 100\text{ mA}$			0.9	1.1	0.9	1.1	$\text{V}$
		$I_I = 350\text{ }\mu\text{A}, I_C = 200\text{ mA}$			1.0	1.3	1.0	1.3	
		$I_I = 500\text{ }\mu\text{A}, I_C = 350\text{ mA}$			1.2	1.6	1.2	1.6	
$I_R$ Clamp diode reverse current	7	$V_R = 100\text{ V}$			50		50		$\mu\text{A}$
		$V_R = 100\text{ V}, T_A = 70^\circ\text{C}$			100		100		
$V_F$ Clamp diode forward voltage	8	$I_F = 350\text{ mA}$			1.7	2	1.7	2	$\text{V}$
$C_I$ Input capacitance		$V_I = 0\text{ V}, f = 1\text{ MHz}$			15	25	15	25	$\text{pF}$

switching characteristics at 25°C free-air temperature

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$V_S = 50\text{ V}, R_L = 163\text{ }\Omega, C_L = 15\text{ pF}$ , See Figure 9		0.25	1	$\mu\text{s}$
$t_{PHL}$ Propagation delay time, high-to-low-level output			0.25	1	$\mu\text{s}$
$V_{OH}$ High-level output voltage after switching	$V_S = 50\text{ V}, I_O \approx 300\text{ mA}$ , See Figure 10	$V_S - 20$			$\text{mV}$

**SN75465 THRU SN75469  
DARLINGTON TRANSISTOR ARRAYS**

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 1. ICEX




FIGURE 2. ICEX




FIGURE 3. II(off)




FIGURE 4. II




FIGURE 5. VI(on)

NOTE:  $I_I$  is fixed for measuring  $V_{CE(sat)}$ , variable for measuring  $h_{FE}$ .




FIGURE 6. hFE, VCE(sat)




FIGURE 7. IR





FIGURE 8. VF


# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. For testing the '465, '466, and '468,  $V_{IH} = 3 \text{ V}$ ; for the '467,  $V_{IH} = 13 \text{ V}$ ; for the '469,  $V_{IH} = 8 \text{ V}$ .

FIGURE 9. PROPAGATION DELAY TIMES



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. For testing the '465, '466, and '468,  $V_{IH} = 3 \text{ V}$ ; for the '467,  $V_{IH} = 13 \text{ V}$ ; for the '469,  $V_{IH} = 8 \text{ V}$ .

FIGURE 10. LATCH-UP TEST

# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS

## TYPICAL CHARACTERISTICS

COLLECTOR-EMITTER  
SATURATION VOLTAGE  
vs  
COLLECTOR CURRENT  
(ONE DARLINGTON)




FIGURE 11

COLLECTOR-EMITTER  
SATURATION VOLTAGE  
vs  
COLLECTOR CURRENT  
(TWO DARLINGTONS PARALLELED)




FIGURE 12

COLLECTOR CURRENT  
vs  
INPUT CURRENT




FIGURE 13

## THERMAL INFORMATION

D PACKAGE  
MAXIMUM COLLECTOR CURRENT  
vs  
DUTY CYCLE




FIGURE 14

N PACKAGE  
MAXIMUM COLLECTOR CURRENT  
vs  
DUTY CYCLE





FIGURE 15


5

# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS


## TYPICAL APPLICATION DATA




P-MOS TO LOAD



TTL TO LOAD



BUFFER FOR  
HIGHER CURRENT LOADS



USE OF PULL-UP RESISTORS  
TO INCREASE DRIVE CURRENT

5

Peripheral Drivers/Actuators

# SN55471 THRU SN55474 SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

D2130, DECEMBER 1976—REVISED SEPTEMBER 1986

## PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### SUMMARY OF SERIES 55471/75471

DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55471	AND	FK,JG
SN55472	NAND	FK,JG
SN55473	OR	FK,JG
SN55474	NOR	FK,JG
SN75471	AND	D,P
SN75472	NAND	D,P
SN75473	OR	D,P

### description


Series 55471/75471 dual peripheral drivers are functionally interchangeable with Series 55451B/75451B and Series 55461/75461 peripheral drivers, but are designed for use in systems that require higher breakdown voltages than either of those series can provide at the expense of slightly slower switching speeds than Series 55451B/75451B (limits are the same as Series 55461/75461). Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55471/SN75471, SN55472/SN75472, SN55473/SN75473, and SN55474 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.


Series 55471 drivers are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Series 75471 drivers are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN55471, SN55472,  
SN55473, SN55474 . . . JG PACKAGE  
SN75471, SN75472,  
SN75473 . . . D OR P PACKAGE

(TOP VIEW)



SN55471, SN55472,  
SN55473, SN55474 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

5

**SN55471 THRU SN55474  
SN75471 THRU SN75473  
DUAL PERIPHERAL DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55471 SN55472 SN55473 SN55474	SN55471 SN55472 SN55473	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	V
Input voltage	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	V
Off-state output voltage	70	70	V
Continuous collector or output current (see Note 3)	400	400	mA
Peak collector or output current ( $t_{FW} \leq 10$ ms, duty cycle $\leq 50\%$ , see Note 3)	500	500	mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 4)	D package	725	mW
	FK package	1375	
	JG package	1050	
	P package	1200	
Operating free-air temperature range	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	JG package	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or P package	260	°C

- NOTES: 1. Voltage values are with respect to the network ground terminal unless otherwise specified.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.  
 4. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

DISSIPATION DERATING TABLE



PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
D	725 mW	5.8 mW/°C	25 °C
FK	1375 mW	11.0 mW/°C	25 °C
JG	1050 mW	8.4 mW/°C	25 °C
P	1200 mW	9.6 mW/°C	25 °C

recommended operating conditions

	SN55471 SN55472 SN55473 SN55474	SN75471 SN75472 SN75473	UNIT
	MIN NOM MAX	MIN NOM MAX	
Supply voltage, V <sub>CC</sub>	4.5 5 5.5	4.75 5 5.25	V
High-level input voltage, V <sub>IH</sub>	2.2	2	V
Low-level input voltage, V <sub>IL</sub>		0.8	0.8
Operating free-air temperature, T <sub>A</sub>	-55 125	0 70	°C

# SN55471, SN75471

## DUAL PERIPHERAL POSITIVE-AND DRIVERS


**logic symbol†**

**logic diagram (positive logic)**


†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE  
(EACH DRIVER)**

A	B	Y
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

positive logic:  
 $Y = AB \text{ or } \bar{A} + \bar{B}$

**schematic (each driver)**


Resistor values shown are nominal.

Pin numbers shown are for the JG, D, and P packages.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS‡	SN55471			UNIT	
		MIN	TYP <sup>§</sup>	MAX		
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5	-1.2	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 70 V	300		100	μA	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25	0.5	0.25	0.4	V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5	0.8	0.5	0.7	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-1.6	-1	-1.6	mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	8	11	8	11	mA
I <sub>CLL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	56	76	56	76	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


§All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		30	55	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		25	40	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	8	20	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	20	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 55 V, I <sub>O</sub> ≈ 300 mA, See Figure 2	V <sub>S</sub> - 18			mV


# SN55472, SN75472 DUAL PERIPHERAL POSITIVE-NAND DRIVERS

logic symbol†



† This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	H (off state)
.L	H	H (off state)
H	L	H (off state)
H	H	L (on state)

positive logic:  
 $Y = \overline{AB}$  or  $\overline{A+B}$

schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the JG, D, and P packages.

5

Peripheral Drivers/Actuators

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55472			UNIT
		MIN	TYP§	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5	-1.2	-1.5
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IIL</sub> = 0.8 V, V <sub>OH</sub> = 70 V	300		100	µA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100 mA	0.25	0.5	0.25	0.4
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 300 mA	0.5	0.8	0.5	0.7
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1		1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40		40	µA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.1	-1.6	-1.1	-1.6
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	13	17	13	17
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	61	76	61	76

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


§ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output		45	65	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF,	30	50	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output	R <sub>L</sub> = 50 Ω, See Figure 1	13	25	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	20	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 55 V, See Figure 2	V <sub>S</sub> -18		mV	

# SN55473, SN75473 DUAL PERIPHERAL POSITIVE-OR DRIVERS

## logic symbol<sup>†</sup>



## logic diagram (positive logic)




<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	L (on state)
L	H	H (off state)
H	L	H (off state)
H	H	H (off state)

positive logic:  
 $Y = A + B$  or  $\overline{AB}$

## schematic (each driver)



Pin numbers shown are for the JG, D, and P packages.

Resistor values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>‡</sup>	SN55473			UNIT
		MIN	TYP <sup>§</sup>	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-1.5	-1.2	-1.5
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MIN, V <sub>OH</sub> = 70 V	300			100
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25	0.5	0.25	0.4
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5	0.8	0.5	0.7
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1		1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40		40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-1.6	-1	-1.6
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	8	11	8	11
I <sub>CLL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	58	76	58	76

<sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	30	55	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		25	40	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output		8	25	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	25	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 55 V, I <sub>O</sub> ≈ 300 mA, See Figure 2	V <sub>S</sub> -18			mV


# SN55474 DUAL PERIPHERAL POSITIVE-NOR DRIVER

logic symbol†



†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




FUNCTION TABLE  
(EACH DRIVER)

A	B	Y
L	L	H (off state)
L	H	L (on state)
H	L	L (on state)
H	H	L (on state)

positive logic:

$$Y = A + B \text{ or } \bar{A}B$$

schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the JG package.

5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55474			UNIT
		MIN	TYP§	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2	-	-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 70 V	-	300	-	µA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	-	0.25	0.5	V
	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 300 mA	-	0.5	0.8	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	-	1	-	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	-	40	-	µA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1	-	-1.6	mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	14	19	-	mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	67	85	-	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


§All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω, See Figure 1	40	65	ns	
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		30	50	ns	
t <sub>TLH</sub> Transition time, low-to-high-level output		8	20	ns	
t <sub>THL</sub> Transition time, high-to-low-level output		10	20	ns	
V <sub>OH</sub> High-level output voltage after switching	V <sub>S</sub> = 55 V, I <sub>O</sub> ≈ 300 mA, See Figure 2	V <sub>S</sub> -18	-	-	mV

**SN55471 THRU SN55474  
SN75471 THRU SN75473  
DUAL PERIPHERAL DRIVERS**


**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

5

**FIGURE 1. SWITCHING TIMES**



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq 12.5 \text{ kHz}$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

5

**FIGURE 2. LATCH-UP TEST**



# SN75476 THRU SN75479 DUAL PERIPHERAL DRIVERS


D2284, DECEMBER 1976—REVISED SEPTEMBER 1986

- Characterized for Use to 300 mA
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- High-Voltage Outputs (100 V Typical)
- Output Clamp Diodes for Transient Suppression (300 mA, 70 V)
- TTL- or MOS-Compatible Diode-Clamped Inputs
- P-N-P Inputs Reduce Input Current
- Standard Supply Voltage
- Suitable for Hammer-Driver Applications
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability

## description

Series 75476 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching times. The SN75476, SN75477, SN75478, and SN75479 provide AND, NAND, OR, and NOR drivers, respectively. These devices have diode-clamped inputs as well as high-current, high-voltage clamp diodes on the outputs for inductive transient protection.

The SN75476, SN75477, SN75478, and SN75479 drivers are characterized for operation from 0°C to 70°C.



## D OR P PACKAGE (TOP VIEW)

S	1	8	V <sub>CC</sub>
1A	2	7	2A
1Y	3	6	2Y
GND	4	5	CLAMP

## FUNCTION TABLES

### SN75476

(EACH AND DRIVER)

INPUTS		OUTPUT
A	S	Y
H	H	H
L	X	L
X	L	L

### SN75477

(EACH NAND DRIVER)

INPUTS		OUTPUT
A	S	Y
H	H	L
L	X	H
X	L	H

### SN75478

(EACH OR DRIVER)

INPUTS		OUTPUT
A	S	Y
H	X	H
X	H	H
L	L	L

### SN75479

(EACH NOR DRIVER)

INPUTS		OUTPUT
A	S	Y
H	X	L
X	H	L
L	L	H

H = high level

L = low level

X = irrelevant

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1984, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**








POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN75476 THRU SN75479 DUAL PERIPHERAL DRIVERS

## logic symbols†



## logic diagrams (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75476 THRU SN75479 DUAL PERIPHERAL DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Continuous output current (see Note 2) . . . . .	400 mA
Peak output current: t <sub>w</sub> ≤ 10 ms, duty cycle ≤ 50% . . . . .	500 mA
t <sub>w</sub> ≤ 30 ns, duty cycle ≤ 0.002% . . . . .	3 A
Output clamp diode current . . . . .	400 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
D package . . . . .	725 mW
P package . . . . .	1200 mW
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.

3. For operation above 25°C free-air temperature, derate the D package at the rate of 5.8 mW/°C and the P package at the rate of 9.6 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
Operating free-air temperature, T <sub>A</sub>		0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>O</sub> = -12 mA		-0.95	-1.5		V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 70 V		1	100		µA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 100 mA V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 175 mA V <sub>IL</sub> = 0.8 V I <sub>OL</sub> = 300 mA		0.16	0.3		V
V <sub>(BR)O</sub>	Output breakdown voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = 100 µA		70	100		V
V <sub>R(K)</sub>	Output clamp diode reverse voltage	V <sub>CC</sub> = 4.5 V, I <sub>R</sub> = 100 µA		70	100		V
V <sub>F(K)</sub>	Output clamp diode forward voltage	V <sub>CC</sub> = 4.5 V, I <sub>F</sub> = 300 mA		0.8	1.15	1.6	V
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V		0.01	0.10		µA
I <sub>IL</sub>	Low-level input current	A input Strobe S	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.8 V	-80	-110		
				-160	-220		µA
I <sub>CCH</sub>	Supply current, outputs high	SN75476 SN75477 SN75478 SN75479	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5 V V <sub>I</sub> = 0 V <sub>I</sub> = 5 V V <sub>I</sub> = 0	10	17	
I <sub>CCL</sub>	Supply current, outputs low	SN75476 SN75477 SN75478 SN75479	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 0 V <sub>I</sub> = 5 V V <sub>I</sub> = 0 V <sub>I</sub> = 5 V	54	75	


†All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# SN75476 THRU SN75479 DUAL PERIPHERAL DRIVERS


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 100 \Omega$ , See Figure 1	200	350	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output		200	350	ns	
$t_{TLH}$ Transition time, low-to-high-level output		50	125	ns	
$t_{THL}$ Transition time, high-to-low-level output		90	125	ns	
$V_{OH}$ High-level output voltage after switching	$V_S = 55 \text{ V}$ , $I_O = 300 \text{ mA}$ , See Figure 2	$V_S - 18$			mV

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT





VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

**SN75476 THRU SN75479  
DUAL PERIPHERAL DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50 Ω.  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2. LATCH-UP TEST**




# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

D2832, MARCH 1984—REVISED OCTOBER 1986

- Three-State Outputs
- Continuous Output Current of  $\pm 2$  A
- Outputs Can Switch 40 V
- Transient Suppression
- Thermal Shutdown
- Inputs Compatible with TTL and 5-V CMOS
- $V_{CC}$  Range: 8 V to 40 V

KC, KH, AND KV PACKAGES




## description

The SN75603, SN75604, and SN75605 are high-current half-H drivers designed for high-current switching of bidirectional loads at voltages from 8 V to 40 V. The devices are ideal for the switching of bidirectional dc and stepping motors.


The SN75603 and SN75604 are designed to be used together in pairs, which eliminates the need for additional control logic. The SN75605 is a functional replacement for Sprague UDN2949. By controlling the enable and direction inputs, these devices may be placed in the high-impedance output state.

5

## logic symbols



## logic diagrams (positive logic)



Peripheral Drivers/Actuators

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1984, Texas Instruments Incorporated

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> . . . . .	40 V
Output voltage, V <sub>O</sub> . . . . .	42 V
Input voltage, V <sub>I</sub> . . . . .	40 V
Output current, I <sub>O</sub> . . . . .	±2.5 A
Continuous total power dissipation at (or below) 110°C case temperature (see Note 1) . . . . .	10 W
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	2 W
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

- NOTES: 1. For operation above 110°C case temperature, derate linearly at the rate of 250 mW/°C.  
 2. For operation above 25°C free-air temperature, derate linearly at the rate of 16 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	8	40	40	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
T <sub>C</sub>	Case temperature	-40	125	125	°C
T <sub>J</sub>	Junction temperature	-40	150	150	°C

## electrical characteristics, V<sub>CC</sub> = 8 V to 40 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = 12 mA	-0.9	-1.5	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 A	V <sub>CC</sub> -1.5	V <sub>CC</sub> -0.9	
		I <sub>OH</sub> = -2 A	V <sub>CC</sub> -2	V <sub>CC</sub> -1.2	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 A	0.9	1.5	
		I <sub>OL</sub> = 2 A	1.1	2	V
V <sub>OKH</sub>	High-level output clamp voltage	I <sub>O</sub> = 1 A	V <sub>CC</sub> +1.2	V <sub>CC</sub> +1.5	
		I <sub>O</sub> = 2 A	V <sub>CC</sub> +1.4	V <sub>CC</sub> +2	V
V <sub>OKL</sub>	Low-level output clamp voltage	I <sub>O</sub> = -1 A	-1.2	-1.5	
		I <sub>O</sub> = -2 A	-1.4	-2	V
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = 40 V	0.1	100	μA
		V <sub>O</sub> = 0	-0.1	-100	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 5.5 V	0.01	10	μA
		V <sub>I</sub> = 0	-8	-20	
I <sub>IC</sub>	Supply current	Output at high impedance	16	30	
		Output at high level	35	50	
		Output at low level	30	40	mA





**SN75603, SN75604, SN75605  
HIGH-CURRENT HALF-H DRIVERS**

**switching characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OZH}$ High-impedance-state output voltage after switching with high-level voltage applied	$V_{CC} = 40 \text{ V}$ , $I_{OL} \approx 2 \text{ A}$ , $L = 2 \text{ mH}$ , $R = 19 \Omega$ , $C_L = 15 \text{ pF}$ , See Figure 1	$V_{CC} - 10$			mV
$V_{OZL}$ High-impedance-state output voltage after switching with low-level voltage applied	$V_{CC} = 40 \text{ V}$ , $I_{OH} \approx -2 \text{ A}$ , $L = 2 \text{ mH}$ , $R = 19 \Omega$ , $C_L = 15 \text{ pF}$ , See Figure 2			10	mV
$t_{PZH}$ Enable time to the high level	$V_{CC} = 25 \text{ V}$ ,		1.3		$\mu\text{s}$
$t_{PHZ}$ Disable time from the high level	$V_{CC} = 25 \Omega$ ,		1.8		$\mu\text{s}$
$t_{TZH}$ Enable transition time to the high level	$C_L = 15 \text{ pF}$ ,		70		ns
$t_{THZ}$ Disable transition time from the high level	See Figure 3		500		ns
$t_{PZL}$ Enable time to the low level	$V_{CC} = 25 \text{ V}$ ,		1		$\mu\text{s}$
$t_{PLZ}$ Disable time from the low level	$R_L = 25 \Omega$ ,		2.5		$\mu\text{s}$
$t_{TZL}$ Enable transition time to the low level	$C_L = 15 \text{ pF}$ ,		100		ns
$t_{TLZ}$ Disable transition time from the low level	See Figure 4		100		ns

**SN75603, SN75604, SN75605  
HIGH-CURRENT HALF-H DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**





**VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out} = 50\Omega$ ,  $t_r \leq 5\text{ ns}$ ,  $t_f \leq 5\text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. DIR is low for SN75603 and SN75605, and high for SN75604.

**FIGURE 1. LATCH-UP TEST**

**SN75603, SN75604, SN75605  
HIGH-CURRENT HALF-H DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**





NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out} = 50 \Omega$ ,  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. DIR is low for SN75603 and SN75605, and high for SN75604.

**FIGURE 2. LATCH-UP TEST**

5

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

## PARAMETER MEASUREMENT INFORMATION





NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out}$  50  $\Omega$ ,  $t_r \leq 5 \text{ ns}$ ,  $t_f \leq 5 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. DIR is high for SN75603 and SN75605, and low for SN75604.

FIGURE 3. SWITCHING TIMES, ENABLE TIME TO HIGH-LEVEL AND DISABLE TIME FROM HIGH-LEVEL

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out} = 50 \Omega$ ,  $t_r \leq 5$  ns,  $t_f \leq 5$  ns.

B.  $C_L$  includes probe and jig capacitance.

C. DIR is low for SN75603 and SN75605, and high for SN75604.

**FIGURE 4. SWITCHING TIMES, ENABLE TIME TO LOW LEVEL, AND DISABLE TIME FROM LOW LEVEL**

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

## TYPICAL CHARACTERISTICS




FIGURE 5




FIGURE 6


## TYPICAL APPLICATIONS INFORMATION

### SN75603 and SN75604 in speed-controlled, reversible dc motor drive

The SN75603 and SN75604 are recommended for continuous current applications of up to 2 amperes. The application shown in Figure 7 illustrates a reversible dc motor drive circuit with adjustable speed control. The DIR inputs for these drivers are complementary and therefore may be tied together and driven from the same logic control for bidirectional motor drive. The enables (EN) are tied together and driven by a pulse-width-modulated generator providing "on" duty cycles of 10% to 90% for speed control. A separate enable control is provided through a SN7409 logic gate.

## **SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS**

## **TYPICAL APPLICATIONS INFORMATION**



**FIGURE 7. SN75603 AND SN75604 IN A BIDIRECTIONAL MOTOR CONTROL APPLICATION WITH SPEED CONTROL**

## FUNCTIONAL TABLE FOR MOTOR CONTROL CIRCUIT

## **DEFINITION OF TERMS USED IN FUNCTION TABLE**

			MOTOR DIRECTION	MOTOR SPEED
EN	DC	SPC		
L	X	X	OFF	OFF
H	L	N	A	SLOW
H	L	W	A	FAST
H	H	N	B	SLOW
H	H	W	B	FAST

EN . . . . .Enable  
 DC . . . . .Direction control  
 SPC . . . . .Speed control  
 A . . . . .Direction of current—right to left  
 B . . . . .Direction of current—left to right  
 H . . . . .High logic level  
 L . . . . .Low logic level  
 N . . . . .Speed control set for narrow pulse width  
 W . . . . .Speed control set for wide pulse width  
 X . . . . .Irrelevant

## SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

---

### TYPICAL APPLICATIONS INFORMATION

#### power solenoid drive

The SN75603, SN75604, and SN75605, with up to 70 watts of output drive capability, are ideal for driving high-power solenoids. In applications that require high drive currents, these devices may be used as individual drivers or combined for bidirectional drive applications. A typical application would be a power solenoid operating a fluid-flow-control valve.

Figure 8 shows the SN75603 and the inverting SN75604 in a basic drive configuration for a reversing power solenoid.





FIGURE 8. REVERSIBLE POWER SOLENOID DRIVE

D2955, DECEMBER 1986

- 2.5-A Current Capability per Channel
- For Split-Supply Applications
- Wide Differential Supply Voltage Range . . . 30 V to 60 V
- High-Impedance Clamped Inputs Compatible with TTL or CMOS Devices
- Output Clamp Diodes for Inductive Transient Suppression
- Thermal Shutdown
- Internal ESD Protection
- Short-Circuit Protection on Sink Outputs
- Input Hysteresis Improves Noise Immunity
- No Output Glitch During Power-Up or Power-Down
- 15-Pin SIP Power Package

KV SINGLE-IN-LINE PACKAGE  
(TOP VIEW)The tab is electrically connected to the V<sub>EE</sub> pins.**description**

The SN75608 is a high-current dual flux-regulating actuator designed for switching double-ended loads with currents up to 2.5 amperes at differential supply voltages from 30 volts to 60 volts. It is designed to drive and control the electromagnetic flux in printheads, solenoids, relays, and other loads whose inductance value varies during operation.

The SN75608 performs the function of flux regulation under control of standard TTL or CMOS input signals for two independent channels. Flux is proportional to the integral of the inductive-load voltage. It is a function of the total amount of current in the load and is the magnetic field maintained in the load. With flux regulation, the load current will vary to compensate for core saturation, temperature changes, and other variations of load inductance during operation while maintaining controlled, relatively constant flux in the load.

Each channel has separate sink and source driver outputs for driving each end of the inductive load. Internal feedback, consisting of an integrator and voltage comparator, provides flux regulation via chop-mode operation of the source output. The integrator circuit provides current to the capacitor terminal (CAP) proportional to the differential voltage between the sink and source outputs for each channel. The integrator requires an external capacitor connected between the CAP and V<sub>EE</sub> terminals. The voltage at the CAP terminal, referenced to V<sub>EE</sub>, is proportional to the integral of the source to sink (load) voltage.

The feedback path is completed by a differential voltage comparator that controls the state of the source output. The inverting comparator input is connected to the CAP terminal, and the noninverting input is connected to an analog voltage, V<sub>ref(TC)</sub>, which is referenced to V<sub>EE</sub>. V<sub>ref(TC)</sub> is proportional to the Threshold Control (TC) voltage, which is referenced to ground. The comparator hysteresis controls the charge and discharge voltage excursions at the CAP terminal and thus controls the on and off time of the source output chopper.

# SN75608

## DUAL FLUX-REGULATING ACTUATOR

**ADVANCE  
INFORMATION**

### description (continued)

The SN75608 features built-in thermal protection and a sink output over-current sensor to prevent damage to the device. The outputs are disabled under low-V<sub>CC</sub> or low-V<sub>EE</sub> supply-voltage conditions to prevent transient output turn-on during power-up or power-down. The TC input is a combined threshold and logic input that disables the outputs when the TC input voltage is less than 0.8 V. This permits an external RC time delay at the TC input during logic system power-up to allow logic at input A to stabilize without causing undesired output turn-on. When a fault condition is detected by any one of these five protection features, the RS latch for each channel is set. The fault condition must be removed and the A input taken high before the RS latch will reset, reactivating the channel.

The SN75608 is characterized for operation from -20°C to 85°C.

DRIVER FUNCTION TABLE (EACH CHANNEL)

INPUTS			OUTPUTS		OPERATING MODE	COMMENTS
A	TC	CAP	SOURCE	SINK		
X	$\leq 0.8$ V	X	OFF	OFF	Disabled	TC acts as a digital input referenced to GND
H	$\geq 2$ V	X	OFF	OFF		
L	$\geq 2$ V	$< V_T +$	ON	ON	Active	TC acts as an analog input referenced to GND (See Note 1)
L	$\geq 2$ V	$> V_T -$	OFF	ON		


INTEGRATOR FUNCTION TABLE (EACH CHANNEL)

VOLTAGE INPUTS	CAP VOLTAGE	DIFFERENTIAL VOLTAGE $V_O(SOURCE) - V_O(SINK)$	CAP TERMINAL (See schematic)	INTEGRATOR MODE OF OPERATION
A	TC			
X	$\leq 0.8$ V	X	X	Reset (Disabled)
H	$\geq 2$ V	X	X	Reset
L	$\geq 2$ V	X	$\geq 300$ mV	Charge
L	$\geq 2$ V	$> V_T -$	$\leq -300$ mV	Discharge


H = high level; L = low level; X = irrelevant

NOTE 1: The TC input has an operating range from 0 V to 6 V, but its effect on the CAP terminal is linear from approximately 2 V to 6 V. The best linearity is achieved within the recommended operating linear range.

logic diagram (each channel, positive logic)



**schematics of inputs and outputs**



## absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> (see Notes 2 and 3) . . . . .	-0.3 V to 60 V
Supply voltage range, V <sub>EE</sub> (see Note 3) . . . . .	-60 V to 0.3 V
Voltage difference range between supply voltages, V <sub>CC</sub> - V <sub>EE</sub> . . . . .	-0.3 V to 60 V
Input voltage range, V <sub>I</sub> , A and TC inputs (see Note 4) . . . . .	-1.6 V to V <sub>EE</sub> +60 V
CAP terminal range, V(CAP) . . . . .	V <sub>EE</sub> -0.3 V to V <sub>CC</sub>
Source output voltage range, V <sub>O</sub> (SRC) (see Note 4) . . . . .	V <sub>EE</sub> -3 V to V <sub>CC</sub> +0.3 V
Sink output voltage range, V <sub>O</sub> (SNK) (see Note 4) . . . . .	V <sub>EE</sub> -0.3 V to V <sub>CC</sub> +4 V
Input current, I <sub>I</sub> , A and TC inputs . . . . .	-15 mA
Peak output current, source and sink outputs (nonrepetitive, t <sub>w</sub> ≤ 100 μs), I <sub>OM</sub> . . . . .	±3 A
Continuous dissipation at (or below) 90°C case temperature (see Note 5) . . . . .	20 W
Continuous dissipation at (or below) 25°C free-air temperature (see Note 5) . . . . .	3.575 W
Operating case or virtual junction temperature range . . . . .	-20°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds . . . . .	260°C

NOTES: 2. All voltage values, except differential voltages, are with respect to the network ground terminal.

3. Both V<sub>CC</sub> pins must be connected together as close to the package as possible for optimum testing and operation of the device. V<sub>EE</sub> pins are handled in a like manner.
4. The maximum current limitation at this terminal generally occurs at a voltage of lower magnitude than the voltage limit. Neither the maximum current nor the maximum voltage for this terminal should be exceeded.
5. For operation above 25°C free-air temperature, derate linearly at the rate of 28.6 mW/°C. For operation above 90°C case temperature, derate linearly at the rate of 333 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

## recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	15	30	V
Supply voltage, V <sub>EE</sub>	-15	-30	V
Voltage difference between supply voltages, V <sub>CC</sub> - V <sub>EE</sub>	30	60	V
High-level input voltage at A, V <sub>IH</sub>	2	7	V
Low-level input voltage at A, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Linear-range TC input voltage (see Note 1)	2	6	V
Continuous output current, I <sub>O</sub>		±1	A
Peak output current at 40% duty cycle, I <sub>O</sub>		±2.5	A
Operating virtual junction temperature, T <sub>J</sub>	-20	125	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels.

NOTE 1: The TC input has a operating range from 0 V to 6 V, but its effect on the CAP terminal is linear from approximately 2 V to 6 V.

The best linearity is achieved within the recommended operating linear range.

electrical characteristics over recommended ranges of  $V_{CC}$ ,  $V_{EE}$ , and virtual junction operating temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	Input clamp voltage at A or TC	$I_O = -12 \text{ mA}$		-0.9	-1.5	-1.5	V
$V_{O(\text{on})}$	On-state output voltage Source output	$I_O = -1 \text{ A}$	See Note 6	$V_{CC} - 2.8$	$V_{CC} - 1.9$		
		$I_O = -2.5 \text{ A}$		$V_{CC} - 3.7$	$V_{CC} - 2.5$		
	Sink output	$I_O = 1 \text{ A}$		$V_{EE} + 1.8$	$V_{EE} + 1.2$		V
		$I_O = 2.5 \text{ A}$		$V_{EE} + 3$	$V_{EE} + 2$		
$V_{(\text{CAP})}$	CAP terminal output voltage	$I_{(\text{CAP})} = 1 \text{ mA}$ , Reset mode		$V_{EE} + 0.4$	$V_{EE} + 0.2$		V
$V_{OK(SRC)}$	Source output clamp voltage	$I_O = -1 \text{ A}$	See Note 6	$V_{EE} - 1.1$	$V_{EE} - 1.6$		
		$I_O = -2.5 \text{ A}$		$V_{EE} - 1.5$	$V_{EE} - 2.2$		V
$V_{OK(SNK)}$	Sink output clamp voltage	$I_O = 1 \text{ A}$	See Note 6	$V_{CC} + 1.4$	$V_{CC} + 2.1$		
		$I_O = 2.5 \text{ A}$		$V_{CC} + 2.2$	$V_{CC} + 3.3$		
$I_{O(\text{off})}$	Off-state output current Source output	$V_O = V_{EE}$		-0.4	-2	-2	mA
		$V_O = V_{CC}$		0.3	1	1	mA
$I_{IH}$	High-level input current at A	$V_I = 5.5 \text{ V}$			10	10	$\mu\text{A}$
$I_{IL}$	Low-level input current at A	$V_I = 0$			-10	-10	$\mu\text{A}$
$I_I$	Input current at TC	$V_I = 0 \text{ to } 6 \text{ V}$			$\pm 10$	$\pm 10$	$\mu\text{A}$
$I_{(\text{CAP})}$	Current at CAP terminal Reset mode	$V_{(\text{CAP})} = V_{EE} + 1 \text{ V to } V_{EE} + 6 \text{ V}$		1	4	4	mA
		$V_{I(TC)} = 5 \text{ V}, V_{(\text{CAP})} = V_{EE} + 2 \text{ V},$ $R_L = 1 \text{ k}\Omega$ from Source to Sink			-115	-115	$\mu\text{A}$
		$V_{I(TC)} = 2 \text{ V}, V_{(\text{CAP})} = V_{EE} + 5 \text{ V},$ $I_{O(SRC)} = -10 \text{ mA}, I_{O(SNK)} = 10 \text{ mA}$			5	5	
$V_{T+}$	Positive-going threshold voltage at CAP terminal (charge mode)	$R_L = 1 \text{ k}\Omega$ from Source to Sink, $V_{I(TC)} = 2 \text{ V to } 6 \text{ V}$	See Notes 7 and 8		$V_{I(TC)}$		
$V_{T-}$	Negative-going threshold voltage at CAP terminal (discharge mode)				0.95 $V_{I(TC)}$		
$V_{hys}$ $V_{T+}$	Normalized hysteresis at CAP Terminal $[(V_{T+} - V_{T-})/V_{T+}]$				0.05	0.05	
$g_m^{\ddagger}$	Transconductance of integrator	Charge mode	$R_L = 1 \text{ k}\Omega$ from Source to Sink, $V_{(\text{CAP})} = V_{EE} \text{ to } V_{T+} - 0.1 \text{ V}$		3	3	$\mu\text{s}$
		Discharge mode	$I_{O(SRC)} = -10 \text{ mA}, I_{O(SINK)} = 10 \text{ mA},$ $V_{CAP} = V_{T+} + 0.1 \text{ V to } V_{T-} + 0.1 \text{ V}$		3	3	

† All typical values are at  $V_{CC} = 20 \text{ V}$ ,  $V_{EE} = -20 \text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

‡ Transconductance ( $g_m$ ) of the integrator is:  $I_{(\text{CAP})}/V_{(\text{SRC})} - V_{(\text{SNK})}$ . The ratio of  $V_{T+}/V_{I(TC)}$  is factory adjusted to compensate for variances in  $g_m$ . This causes the integration time to be more constant from unit to unit.

NOTES: 6. These parameters must be measured on one output at a time using pulse techniques,  $t_W = 1 \text{ ms}$ , duty cycle <10%.

7. Threshold values are those voltage levels at the CAP terminal at which the source output changes state. A level more positive than  $V_{T+}$  causes the source output to go to the off state, and a level more negative than  $V_{T-}$  causes the source output to go to the on state. Both  $V_{T+}$  and  $V_{T-}$  are variable values that are dependent on the voltage level at the TC input.

8.  $V_{T+}$  and  $V_{T-}$  are measured differentially with CAP terminal voltage referenced to the  $V_{EE}$  terminal.

9. Both  $V_{T+}$  and  $V_{T-}$  must be measured at the same junction temperature using the same TC voltage.



electrical characteristics over recommended ranges of  $V_{CC}$ ,  $V_{EE}$ , and virtual junction operating temperature (unless otherwise noted) (continued)



PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current from $V_{CC}$	V <sub>CC</sub> = 25 V, V <sub>EE</sub> = -25 V, No load	V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 0	8	14	mA
I <sub>EE</sub>	Supply current from $V_{EE}$		V <sub>I(A)</sub> = 5 V, V <sub>I(TC)</sub> = 5 V	-13	-23	mA
I <sub>CC</sub>	Supply current from $V_{CC}$		V <sub>I(A)</sub> = 5 V, V <sub>I(TC)</sub> = 5 V	10	18	mA
I <sub>EE</sub>	Supply current from $V_{EE}$		V <sub>I(A)</sub> = 5 V, V <sub>I(TC)</sub> = 5 V	-16	-28	mA
I <sub>CC</sub>	Supply current from $V_{CC}$		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 5 V, V <sub>(CAP)</sub> = $V_{EE} + 2$ V	16	28	mA
I <sub>EE</sub>	Supply current from $V_{EE}$		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 3 V, V <sub>(CAP)</sub> = $V_{EE} + 5$ V	-25	-45	mA
I <sub>CC</sub>	Supply current from $V_{CC}$		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 3 V, V <sub>(CAP)</sub> = $V_{EE} + 5$ V	10	18	mA
I <sub>EE</sub>	Supply current from $V_{EE}$		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 3 V, V <sub>(CAP)</sub> = $V_{EE} + 5$ V	-20	-35	mA

<sup>†</sup> All typical values are at  $V_{CC} = 20$  V,  $V_{EE} = -20$  V,  $T_J = 25^\circ\text{C}$ .

### switching characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>on</sub>	Source output turn-on time from A input	700			ns
t <sub>off</sub>	Source output turn-off time from A input	900			ns
t <sub>rv</sub>	Source output voltage rise time (turning on)	200			ns
t <sub>fv</sub>	Source output voltage fall time (turning off)	150			ns
t <sub>on</sub>	Sink output turn-on time from A input	600			ns
t <sub>off</sub>	Sink output turn off time from A input	900			ns
t <sub>fv</sub>	Sink output voltage fall time (turning on)	100			ns
t <sub>rv</sub>	Sink output voltage rise time (turning off)	150			ns

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  5 kHz,  $t_w = 10 \mu s$ ,  $Z_0 = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. SWITCHING TIMES FROM A INPUTS**

## TYPICAL APPLICATION DATA

A typical application of the SN75608 Dual Flux-Regulating Actuator driving inductive loads is shown in Figure 2. Figure 3 illustrates representative waveforms that occur with the circuit connected as shown in Figure 2. The waveforms illustrate adjustment of output current in the load to compensate for a change in the load inductance while maintaining a constant CAP voltage waveform and thus constant electromagnetic flux in the load.

For optimum operation, both V<sub>CC</sub> pins must be connected together, close to the package, as well as all three V<sub>EE</sub> pins. A low-impedance bypass capacitor, 10 microfarads or larger, should be connected between V<sub>CC</sub> and V<sub>EE</sub>, also close to the package. The value of the integration capacitor connected between the CAP terminal and V<sub>EE</sub> is dependent on the load characteristics and the performance desired. The analog voltage on the TC terminal may be varied between 2 volts and 6 volts for fine adjustment of integrator timing characteristics.





FIGURE 2. TYPICAL DOT-MATRIX PRINthead-DRIVER APPLICATION




**FIGURE 3. REPRESENTATIVE WAVEFORMS**

D2973, DECEMBER 1986

- 2.5-A Current Capability per Channel
- For Positive Supply Applications
- Wide Supply Voltage Range . . . 30 V to 60 V
- High-Impedance Clamped Inputs Compatible with TTL or CMOS Devices
- Output Clamp Diodes for Inductive Transient Suppression
- Thermal Shutdown
- Internal ESD Protection
- Short-Circuit Protection on Sink Outputs
- Input Hysteresis Improves Noise Immunity
- No Output Glitch During Power-Up or Power-Down
- 15-Pin SIP Power Package

KV SINGLE-IN-LINE PACKAGE

(TOP VIEW)



NC—No internal connection

The tab is electrically connected to the GND pins.

## description

The SN75609 is a high-current dual flux-regulating actuator designed for switching double-ended loads with currents up to 2.5 amperes at supply voltages from 30 volts to 60 volts. It is designed to drive and control the electromagnetic flux in printheads, solenoids, relays, and other loads whose inductance value varies during operation.

The SN75609 performs the function of flux regulation under control of standard TTL or CMOS input signals for two independent channels. Flux is proportional to the integral of the inductive-load voltage. It is a function of the total amount of current in the load and is the magnetic field maintained in the load. With flux regulation, the load current will vary to compensate for core saturation, temperature changes, and other variations of load inductance during operation while maintaining controlled, relatively constant flux in the load.

Each channel has separate sink and source driver outputs for driving each end of the inductive load. Internal feedback, consisting of an integrator and voltage comparator, provides flux regulation via chop-mode operation of the source output. The integrator circuit provides current to the capacitor terminal (CAP) proportional to the differential voltage between the sink and source outputs for each channel. The integrator requires an external capacitor connected between the CAP and GND terminals. The voltage at the CAP terminal, referenced to GND, is proportional to the integral of the source-to-sink (load) voltage.

The feedback path is completed by a differential voltage comparator that controls the state of the source output. The inverting comparator input is connected to the CAP terminal, and the noninverting input is connected to an analog voltage,  $V_{ref(TC)}$ , which is referenced to GND.  $V_{ref(TC)}$  is proportional to the Threshold Control (TC) voltage, which is referenced to ground. The comparator hysteresis controls the charge and discharge voltage excursions at the CAP terminal and thus controls the on and off time of the source output chopper.

# SN75609

## DUAL FLUX-REGULATING ACTUATOR

**ADVANCE  
INFORMATION**

### description (continued)

The SN75609 features built-in thermal protection and a sink output over-current sensor to prevent damage to the device. The outputs are disabled under low-V<sub>CC</sub> supply-voltage conditions to prevent transient output turn-on during power-up or power-down. The TC input is a combined threshold and logic input that disables the outputs when the TC input voltage is less than 0.8 V. This permits an external RC time delay at the TC input during logic system power-up to allow logic at input A to stabilize without causing undesired output turn-on. When a fault condition is detected by any one of these four protection features, the RS latch for each channel is set. The fault condition must be removed and the A input taken high before the RS latch will reset, reactivating the channel.

The SN75609 is characterized for operation from -20°C to 85°C.

DRIVER FUNCTION TABLE (EACH CHANNEL)

INPUTS		OUTPUTS		OPERATING MODE	COMMENTS
A	TC	CAP	SOURCE SINK		
X	$\leq 0.8$ V	X	OFF OFF	Disabled	TC acts as a digital input referenced to GND
H	$\geq 2$ V	X	OFF OFF		
L	$\geq 2$ V	$< V_T +$	ON ON	Active	TC acts as an analog input referenced to GND (See Note 1)
L	$\geq 2$ V	$> V_T -$	OFF ON		


INTEGRATOR FUNCTION TABLE (EACH CHANNEL)

VOLTAGE INPUTS		CAP VOLTAGE	DIFFERENTIAL VOLTAGE $V_O(SOURCE) - V_O(SINK)$	CAP TERMINAL (See schematic)	INTEGRATOR MODE OF OPERATION
A	TC				
X	$\leq 0.8$ V	X	X	Q1 Sinking	Reset (Disabled)
H	$\geq 2$ V	X	X	Q1 Sinking	Reset
L	$\geq 2$ V	X	$\geq 300$ mV	Q2 Sourcing	Charge
L	$\geq 2$ V	$> V_T -$	$\leq -300$ mV	Q3 Sinking	Discharge


H = high level; L = low level; X = irrelevant

NOTE 1: The TC input has an operating range from 0 to 6 volts, but its effect on the CAP terminal is linear from approximately 2 V to 6 V. Best linearity is achieved within the recommended operating linear range.

**logic diagram (each channel, positive logic)**



**schematics of inputs and outputs**



## absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage range, $V_{CC}$ (see Notes 2 and 3) . . . . .	-0.3 V to 60 V
Input voltage range, $V_I$ , A and TC inputs (see Note 4) . . . . .	-1.6 V to 60 V
CAP terminal range, $V_{(CAP)}$ . . . . .	-0.3 V to $V_{CC}$
Source output voltage range, $V_O(SRC)$ (see Note 4) . . . . .	-3 V to $V_{CC} + 0.3$ V
Sink output voltage range, $V_O(SNK)$ (see Note 4) . . . . .	-0.3 V to $V_{CC} + 4$ V
Input current, $I_I$ , A and TC inputs . . . . .	-15 mA
Peak output current, source and sink outputs (nonrepetitive, $t_W \leq 100 \mu s$ ), $I_{OM}$ . . . . .	$\pm 3$ A
Continuous dissipation at (or below) 90°C case temperature (see Note 5) . . . . .	20 W
Continuous dissipation at (or below) 25°C free-air temperature (see Note 5) . . . . .	3.575 W
Operating case or virtual junction temperature range . . . . .	-20°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds . . . . .	260°C

NOTES: 2. All voltage values, except differential voltages, are with respect to the network ground terminal.

3. Both  $V_{CC}$  pins must be connected together as close to the package as possible for optimum testing and operation of the device. GND pins are handled in a like manner.
4. The maximum current limitation at this terminal generally occurs at a voltage of lower magnitude than the voltage limit. Neither the maximum current nor the maximum voltage for this terminal should be exceeded.
5. For operation above 25°C free-air temperature, derate linearly at the rate of 28.6 mW/°C. For operation above 90°C case temperature, derate linearly at the rate of 333 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

## recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC}$	30	60	V
High-level input voltage at A, $V_{IH}$	2	7	V
Low-level input voltage at A, $V_{IL}$	-0.3 <sup>†</sup>	0.8	V
Linear-range TC input voltage (see Note 1)	3	6	V
Continuous output current, $I_O$		$\pm 1$	A
Peak output current at 40% duty cycle, $I_O$		$\pm 2.5$	A
Operating virtual junction temperature, $T_J$	-20	125	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels.

NOTE 1: The TC input has an operating range from 0 to 6 volts, but its effect on the CAP terminal is linear from approximately 2 V to 6 V. Best linearity is achieved within the recommended operating linear range.

electrical characteristics over recommended ranges of  $V_{CC}$  and virtual junction operating temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	Input clamp voltage at A or TC	$I_I = -12 \text{ mA}$		-0.9	-1.5		V
$V_{O(\text{on})}$	On-state output voltage	$I_O = -1 \text{ A}$	See Note 6	$V_{CC} - 2.8 \text{ V}$ $V_{CC} - 1.9 \text{ V}$			V
		$I_O = -2.5 \text{ A}$		$V_{CC} - 3.7 \text{ V}$ $V_{CC} - 2.5 \text{ V}$			
	Sink output	$I_O = 1 \text{ A}$		1.2		1.8	
		$I_O = 2.5 \text{ A}$		2		3	
$V_{(CAP)}$	CAP terminal output voltage	$I_{(CAP)} = 1 \text{ mA}$ , Reset mode		0.2		0.4	V
$V_{OK(SRC)}$	Source output clamp voltage	$I_O = -1 \text{ A}$	See Note 6	-1.1		-1.6	V
		$I_O = -2.5 \text{ A}$		-1.5		-2.2	
$V_{OK(SNK)}$	Sink output clamp voltage	$I_O = 1 \text{ A}$	See Note 6	$V_{CC} + 1.4 \text{ V}$ $V_{CC} + 2.1 \text{ V}$			V
		$I_O = 2.5 \text{ A}$		$V_{CC} + 2.2 \text{ V}$ $V_{CC} + 3.3 \text{ V}$			
$I_{O(\text{off})}$	Off-state output current	Source output	$V_O = 0 \text{ V}$	-0.4		-2	mA
		Sink output	$V_O = V_{CC}$	0.3		1	
$I_{IH}$	High-level input current at A		$V_I = 5.5 \text{ V}$	10			$\mu\text{A}$
$I_{IL}$	Low-level input current at A		$V_I = 0$	-10			$\mu\text{A}$
$I_I$	Input current at TC		$V_I = 0 \text{ to } 6 \text{ V}$	$\pm 10$			$\mu\text{A}$
$I_{(CAP)}$	Current at CAP terminal	Reset mode	$V_{(CAP)} = 1 \text{ V to } 6 \text{ V}$	1		4	$\mu\text{A}$
		Charge mode	$V_I(TC) = 5 \text{ V}$ , $V_{(CAP)} = 2 \text{ V}$ , $R_L = 1 \text{ k}\Omega$ from Source to Sink	-115			
		Discharge mode	$V_I(TC) = 2 \text{ V}$ , $V_{(CAP)} = 5 \text{ V}$ , $I_O(SRC) = -10 \text{ mA}$ , $I_O(SNK) = 10 \text{ mA}$	5			
$V_{T+}$	Positive-going threshold voltage at CAP terminal (charge mode)	$R_L = 1 \text{ k}\Omega$ from Source to Sink, $V_I(TC) = 3 \text{ V to } 6 \text{ V}$	See Notes 7 and 8	$V_I(TC)$			
$V_{T-}$	Negative-going threshold voltage at CAP terminal (discharge mode)			0.95 $V_I(TC)$			
$V_{hys}$ $V_{T+}$	Normalized hysteresis at CAP terminal [ $(V_{T+} - V_{T-})/V_{T+}$ ]			See Notes 7, 8, and 9		0.05	
$g_m^{\ddagger}$	Transconductance of integrator	Charge mode	$R_L = 1 \text{ k}\Omega$ from Source to Sink, $V_{(CAP)} = 0 \text{ V to } V_{T+} - 0.1 \text{ V}$	3			$\mu\text{S}$
		Discharge mode	$I_O(SRC) = -10 \text{ mA}$ , $I_O(SINK) = 10 \text{ mA}$ , $V_{CAP} = V_{T+} + 0.1 \text{ V to } V_{T-} + 0.1 \text{ V}$	3			

† All typical values are at  $V_{CC} = 40 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Transconductance ( $g_m$ ) of the integrator is:  $|I_{(CAP)}|/|V_{(SRC)} - V_{(SNK)}|$ . The ratio of  $V_{T+}/V_{(TC)}$  is factory adjusted to compensate for variances in  $g_m$ . This causes the integration time to be more constant from unit to unit.

NOTES: 6. These parameters must be measured on one output at a time using pulse techniques,  $t_w = 1 \text{ ms}$ , duty cycle  $< 10\%$ .

7. Threshold values are those voltage levels at the CAP terminal at which the source output changes state. A level more positive than  $V_{T+}$  causes the source output to go to the off state, and a level more negative than  $V_{T-}$  causes the source output to go to the on state. Both  $V_{T+}$  and  $V_{T-}$  are variable values that are dependent on the voltage level at the TC input.

8.  $V_{T+}$  and  $V_{T-}$  are measured differentially with CAP terminal voltage referenced to the GND terminal.

9. Both  $V_{T+}$  and  $V_{T-}$  must be measured at the same junction temperature using the same TC voltage.

electrical characteristics over recommended ranges of V<sub>CC</sub> and virtual junction operating temperature (unless otherwise noted) (continued)



PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
I <sub>CC</sub> Supply current	Disabled	V <sub>CC</sub> = 50 V, No load	V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 0	19	34	mA
	All source and sink outputs off		V <sub>I(A)</sub> = 5 V, V <sub>I(TC)</sub> = 5 V	26	37	
	All source and sink outputs on		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 5 V, V <sub>(CAP)</sub> = 2 V	26	46	
	All source outputs off and all sink outputs on		V <sub>I(A)</sub> = 0, V <sub>I(TC)</sub> = 3 V, V <sub>(CAP)</sub> = 5 V	26	46	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 40 V, T<sub>A</sub> = 25°C.

#### switching characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>on</sub>	Source output turn-on time from A input	V <sub>CC</sub> = 40 V, C <sub>L</sub> = 30 pF, See Figure 1	700		ns	
t <sub>off</sub>	Source output turn-off time from A input		900		ns	
t <sub>rv</sub>	Source output voltage rise time (turning on)		200		ns	
t <sub>fv</sub>	Source output voltage fall time (turning off)		150		ns	
t <sub>on</sub>	Sink output turn-on time from A input		600		ns	
t <sub>off</sub>	Sink output turn off time from A input		900		ns	
t <sub>fv</sub>	Sink output voltage fall time (turning on)		100		ns	
t <sub>rv</sub>	Sink output voltage rise time (turning off)		150		ns	

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  5 kHz,  $t_w$  = 10  $\mu$ s,  $Z_o$  = 50  $\Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. SWITCHING TIMES FROM A INPUTS**

## TYPICAL APPLICATION DATA

A typical application of the SN75609 Dual Flux-Regulating Actuator driving inductive loads is shown in Figure 2. Figure 3 illustrates representative waveforms that occur with the circuit connected as shown in Figure 2. The waveforms illustrate adjustment of output current in the load to compensate for a change in the load inductance while maintaining a constant CAP voltage waveform and thus constant electromagnetic flux in the load.

For optimum operation, both V<sub>CC</sub> pins must be connected together, close to the package, as well as all three GND pins. A low-impedance bypass capacitor, 10 microfarads or larger, should be connected between V<sub>CC</sub> and GND, also close to the package. The value of the integration capacitor connected between the CAP terminal and GND is dependent on the load characteristics and the performance desired. The analog voltage on the TC terminal may be varied between 3 volts and 6 volts for fine adjustment of integrator timing characteristics.





FIGURE 2. TYPICAL DOT-MATRIX PRINthead-DRIVER APPLICATION



**FIGURE 3. REPRESENTATIVE WAVEFORMS**

D2942, NOVEMBER 1986

- 1-A Output Current Capability per Channel
- Output Clamp Diodes for Inductive Transient Suppression
- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply Voltage Range: 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- Three-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents Simultaneous Conduction
- No Output "Glitch" During Power-Up or Power-Down
- Improved Functional Replacement for the SGS L293D


### description

The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage (VCC1) is provided for the logic input circuits to minimize device power dissipation. Supply voltage (VCC2) is used for the output circuits.


The SN754410 is designed for operation from -40°C to 85°C.

NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)FUNCTION TABLE  
(EACH CHANNEL)


INPUTS		OUTPUT
A	EN	Y
H	H	H
L	H	L
X	L	Z

H = high-level  
L = low-level  
X = irrelevant  
Z = high-impedance (off)

**logic symbol†**




**logic diagram**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**schematics of inputs and outputs**



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage range, V <sub>CC1</sub> (see Note 1) . . . . .	-0.5 V to 36 V
Output supply voltage range, V <sub>CC2</sub> . . . . .	-0.5 V to 36 V
Input voltage . . . . .	36 V
Output voltage range, V <sub>O</sub> . . . . .	-3 V to V <sub>CC2</sub> +3 V
Peak output current (nonrepetitive, t <sub>w</sub> ≤ 5 ms), I <sub>PK</sub> . . . . .	±2 A
Continuous output current, I <sub>O</sub> . . . . .	±1.1 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	2075 mW
Continuous total dissipation at (or below) 25°C case temperature (see Note 2) . . . . .	7375 mW
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25°C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

## recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC1</sub>	4.5	5.5	V
Output supply voltage, V <sub>CC2</sub>	4.5	36	V
High-level input voltage, V <sub>IH</sub>	2	5.5	V
Low-level input voltage, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Output current, I <sub>O</sub>	±1		A
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C
Operating free-air temperature, T <sub>A</sub>	-40	85	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.

**SN754410  
QUADRUPLE HALF-H DRIVER**
**ADVANCE  
INFORMATION**

**electrical characteristics over recommended ranges of VCC1, VCC2, and operating virtual junction temperature (unless otherwise noted)**



PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -12 mA		-0.9	-1.5	V
		I <sub>OH</sub> = -0.5 A	VCC2-1.5	VCC2-1.1		V
VOH	High-level output voltage	I <sub>OH</sub> = -1 A	VCC2-2			
		I <sub>OH</sub> = -1 A, T <sub>J</sub> = 25°C	VCC2-1.8	VCC2-1.4		
		I <sub>OL</sub> = 0.5 A		1	1.4	V
VOL	Low-level output voltage	I <sub>OL</sub> = 1 A		2		
		I <sub>OL</sub> = 1 A, T <sub>J</sub> = 25°C		1.2	1.8	
		I <sub>OK</sub> = 0.5 A	VCC2+1.4	VCC2+2		V
VOKH	High-level output clamp voltage	I <sub>OK</sub> = 1 A	VCC2+1.9	VCC2+2.5		
		I <sub>OK</sub> = -0.5 A	-1.1	-2		V
VOKL	Low-level output clamp voltage	I <sub>OK</sub> = -1 A	-1.3	-2.5		
		V <sub>O</sub> = VCC2	500			μA
I <sub>OZ</sub>	Off-state (high impedance-state) output current	V <sub>O</sub> = 0		-500		
		I <sub>IIH</sub>	5.5 V		10	μA
I <sub>IL</sub>	High-level input current	V <sub>I</sub> = 0			-10	μA
	Low-level input current	V <sub>I</sub> = 0				
I <sub>CC1</sub>	Logic supply current	I <sub>O</sub> = 0	All outputs at high level	38		mA
			All outputs at low level	70		
			All outputs at high impedance	25		
I <sub>CC2</sub>	Output supply current	I <sub>O</sub> = 0	All outputs at high level	33		mA
			All outputs at low level	20		
			All outputs at high impedance	5		

†All typical values are at VCC1 = 5 V, VCC2 = 24 V, TA = 25°C.

**switching characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25°C.**



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DLH</sub>	Delay time, low-to-high-level output from A input	C <sub>L</sub> = 30 pF, See Figure 1		800		ns
	Delay time, high-to-low-level output from A input			400		ns
	t <sub>TLH</sub>			300		ns
	t <sub>THL</sub>			300		ns
t <sub>PZH</sub>	Enable time to the high level	C <sub>L</sub> = 30 pF, See Figure 2		700		ns
	t <sub>PZL</sub>			400		ns
	t <sub>PHZ</sub>			900		ns
	t <sub>PPLZ</sub>			600		ns

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The pulse generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1. SWITCHING TIMES FROM DATA INPUTS**




NOTES: A. The pulse generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{out} = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2. SWITCHING TIMES FROM ENABLE INPUTS**



**TYPICAL APPLICATION DATA**



**FIGURE 3. TWO-PHASE MOTOR DRIVER**

D2942, NOVEMBER 1986

- 1-A Output Current Capability per Channel
- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply Voltage Range:  
4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- Three-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents Simultaneous Conduction
- No Output "Glitch" During Power-Up or Power-Down
- Improved Functional Replacement for the SGS L293


**description**

The SN754411 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

External high-speed output clamp diodes should be used for inductive-transient suppression. A separate supply voltage (VCC1) is provided for the logic input circuits to minimize device power dissipation. Supply voltage (VCC2) is used for the output circuits.

The SN754411 is designed for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)FUNCTION TABLE  
(EACH CHANNEL)

INPUTS		OUTPUT
A	EN	Y
H	H	H
L	H	L
X	L	Z


H = high-level

L = low-level


X = irrelevant

Z = high-impedance (off)

**logic symbol<sup>†</sup>**




**logic diagram**



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Logic supply voltage range, V <sub>C1</sub> (see Note 1) . . . . .	-0.5 V to 36 V
Output supply voltage range, V <sub>C2</sub> . . . . .	-0.5 V to 36 V
Input voltage . . . . .	36 V
Output voltage range, V <sub>O</sub> . . . . .	-3 V to V <sub>C2</sub> +3 V
Peak output current (nonrepetitive, t <sub>w</sub> ≤ 5 ms), I <sub>PK</sub> . . . . .	±2 A
Continuous output current, I <sub>O</sub> . . . . .	±1.1 A
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	2075 mW
Continuous total dissipation at (or below) 25°C case temperature (see Note 2) . . . . .	7375 mW
Operating case or virtual junction temperature range . . . . .	-40°C to 150°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25°C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

**recommended operating conditions**

	MIN	MAX	UNIT
Logic supply voltage, V <sub>C1</sub>	4.5	5.5	V
Output supply voltage, V <sub>C2</sub>	4.5	36	V
High-level input voltage, V <sub>IH</sub>	2	5.5	V
Low-level input voltage, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Output current, I <sub>O</sub>	±1	A	
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C
Operating free-air temperature, T <sub>A</sub>	-40	85	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.

**SN754411**  
**QUADRUPLE HALF-H DRIVER**
**ADVANCE**  
**INFORMATION**

electrical characteristics over recommended ranges of VCC1, VCC2, and operating virtual junction temperature (unless otherwise noted)



PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -12 mA	-0.9	-1.5		V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.5 A	VCC2-1.5	VCC2-1.1		V
		I <sub>OH</sub> = -1 A	VCC2-2			
		I <sub>OH</sub> = -1 A, T <sub>J</sub> = 25°C	VCC2-1.8	VCC2-1.4		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 0.5 A	1	1.4		V
		I <sub>OL</sub> = 1 A	2			
		I <sub>OL</sub> = 1 A, T <sub>J</sub> = 25°C	1.2	1.8		
I <sub>OZ</sub>	Off-state (high impedance-state) output current	V <sub>O</sub> = VCC2		500		μA
		V <sub>O</sub> = 0		-500		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 5.5 V		10		μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0		-10		μA
I <sub>CC1</sub>	Logic supply current	I <sub>O</sub> = 0	All outputs at high level	38		mA
			All outputs at low level	70		
			All outputs at high impedance	25		
I <sub>CC2</sub>	Output supply current	I <sub>O</sub> = 0	All outputs at high level	33		mA
			All outputs at low level	20		
			All outputs at high impedance	5		

<sup>†</sup>All typical values are at VCC1 = 5 V, VCC2 = 24 V, TA = 25°C.

**switching characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25°C**



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DLH</sub>	Delay time, low-to-high-level output from A input	C <sub>L</sub> = 30 pF, See Figure 1	800			ns
t <sub>DHL</sub>	Delay time, high-to-low-level output from A input		400			ns
t <sub>TLH</sub>	Transition time, low-to-high-level output		300			ns
t <sub>THL</sub>	Transition time, high-to-low-level output		300			ns
t <sub>PZH</sub>	Enable time to the high level		700			ns
t <sub>PZL</sub>	Enable time to the low level	C <sub>L</sub> = 30 pF, See Figure 2	400			ns
t <sub>PHZ</sub>	Disable time from the high level		900			ns
t <sub>PLZ</sub>	Disable time from the low level		600			ns

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES FROM DATA INPUTS




NOTES: A. The pulse generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{out} = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES FROM ENABLE INPUTS



**TYPICAL APPLICATION DATA**




**FIGURE 3. TWO-PHASE MOTOR DRIVER**

# TL376C THREE-CHANNEL STEPPER-MOTOR DRIVER


D2570, DECEMBER 1979

- Three Independent Inverting Stepper-Motor Driver Circuits
- High Output Source Current . . . 500 mA Typ
- High Output Sink Current . . . 500 mA Typ
- Inputs Are Compatible with Bipolar and MOS
- Wide Supply Voltage Range . . . 4 V to 18 V
- Threshold Voltage Range is Approximately One-Half  $V_{CC}$
- Active Pull-Down on Each Input
- Low Standby Power Dissipation
- 14-Pin NE Power Package

NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)



logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## description

The TL376C is a monolithic bipolar three-channel stepper-motor driver. The input signal is inverted through the device and drives a totem-pole output section. Each output can source or sink up to 500 milliamperes. The wide supply-voltage range coupled with a threshold voltage level of approximately one-half  $V_{CC}$  allows this device to interface with MOS as well as bipolar outputs. An active-pull-down circuit is included on each input. In typical operation, a microprocessor supplies a three-phase signal to the device, which then drives a two-winding stepper-motor.

The TL376C is characterized for operation from 0°C to 70°C.

## schematic (each driver)



Resistor values shown are nominal.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1979, Texas Instruments Incorporated

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TL376C

## THREE-CHANNEL STEPPER-MOTOR DRIVER

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	22 V
Input voltage, $V_I$ . . . . .	$V_{CC}$
Output voltage range . . . . .	-0.9 V to $V_{CC} + 1$ V
Output current, each amplifier . . . . .	550 mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	2075 mW
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
High-level input voltage, $V_{IH}$	$\frac{V_{CC} + 0.8}{2}$	$V_{CC}$		V
Low-level input voltage, $V_{IL}$		$\frac{V_{CC} - 0.2}{2}$		V
Supply voltage range, $V_{CC}$	4	11	18	V
Operating free-air temperature, $T_A$	0		70	°C

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{OL}$ Low-level output voltage	$I_{OL} = 500$ mA, $V_I = V_{IH}$ min			1.5	V
$V_{OH}$ High-level output voltage	$I_{OH} = -500$ mA, $V_I = V_{IL}$ max	$V_{CC} - 1.5$			V
$I_I$ Input current	$V_I = V_{CC}$			100	$\mu$ A
	$V_I = 1.8$ V	5			$\mu$ A
$I_{CC}$ Supply current	Inputs open, Outputs open, $V_{CC} = 18$ V		0.7	2	mA

<sup>†</sup>Typical values are measured at  $V_{CC} = 15$  V,  $T_A \leq 25^\circ\text{C}$ .

## TYPICAL CHARACTERISTICS

INPUT CURRENT

vs

INPUT VOLTAGE




FIGURE 1

OUTPUT VOLTAGE

vs

INPUT VOLTAGE




FIGURE 2

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT




FIGURE 3

# TL376C THREE-CHANNEL STEPPER-MOTOR DRIVER

## TYPICAL CHARACTERISTICS




FIGURE 4





FIGURE 5

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

D2507, DECEMBER 1980—REVISED AUGUST 1986

- For Use with Negative Supplies
- Current Sink . . . UDN2841
- Sink or Source Combination . . . UDN2845
- Output Current Capability . . . 1.5 A
- High Output-Voltage Capability . . . 50 V
- Preamplifier for High Current Gain
- Inputs Compatible with TTL and 5-V CMOS
- Reliable Monolithic Construction
- Designed to be Interchangeable with Sprague UDN2841 and UDN2845

**NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)**



## description


These quadruple Darlington switches are monolithic bipolar devices especially designed for high-current, high-voltage peripheral driver applications. The devices are designed to offer solutions to interface problems involving electronic-discharge printers, bipolar and unipolar dc motor drivers, telephone relays, LEDs, PIN diodes, and other high-current loads operating from negative power supplies.

The UDN2841 is intended for current-sink applications with the load connected to ground and the device switching the negative supply. The UDN2845 is a sink and source combination for use in bipolar switching applications where both ends of the load are floating. The UDN2841 and UDN2845 each feature inputs that are compatible with standard TTL and 5-volt CMOS signals. The p-n-p input transistor serves as a level translator and the first n-p-n transistor stage is designed to provide sufficient current gain to drive the output Darlington-connected pair.


Driver channels 2 and 4 have uncommitted collectors and emitters while 1 and 3 have emitters internally connected to the substrate. For proper operation, the substrate must be connected to the most-negative supply voltage.

The UDN2841 and UDN2845 are characterized for operation from  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic symbol<sup>†</sup>



## logic diagram




**S = SUBSTRATE**

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

schematic diagram (each driver)



= Substrate

UDN2841: R = 15 kΩ each channel

UDN2845: R = 15 kΩ channels 1 and 3, R = 1 kΩ, channels 2 and 4.

Resistor values shown are nominal.

5

## absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Collector-emitter voltage	50 V
Supply voltage, V <sub>CC</sub> (see Note 1)	10 V
Input voltage	10 V
Substrate voltage	-50 V
Peak output current	1.75 A
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075 mW
Operating free-air temperature range	-20°C to 85°C
Storage temperature range	-55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values, except collector-emitter voltage, are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate total power linearly to 1079 mW at 85°C at the rate of 16.6 mW/°C.

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

electrical characteristics at  $25^{\circ}\text{C}$  free-air temperature (unless otherwise noted),  $V_{CC} = 5\text{ V}$ , see Figures 1 and 2


PARAMETER	TEST CONDITIONS	UDN2841			UDN2845			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CE(\text{sus})}$ Collector sustaining voltage	$V_{EE} = -50\text{ V}$ , $V_I = 0.4\text{ V}$ , $I_O = 100\text{ mA}$	35	50		35	50		V
$I_{CEX}$ Collector output cutoff current	$V_{EE} = -50\text{ V}$ , $V_I = 0.4\text{ V}$		100			100		$\mu\text{A}$
	$V_{EE} = -50\text{ V}$ , $V_I = 0.4\text{ V}$ , $T_A = 70^{\circ}\text{C}$		500			500		
$I_{I(\text{on})}$ On-state input current	$I_O = 0.5\text{ A}$	Drivers 1 and 3	300	500	Drivers 1 and 3	300	500	$\mu\text{A}$
		Drivers 2 and 4	300	500	Drivers 2 and 4	350	500	
$V_{I(\text{on})}$ On-state input voltage	$I_O = 1.5\text{ A}$ , See Note 3			2.4		2.4		V
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	$V_I = 2.4\text{ V}$ , See Note 3	$I_O = 0.5\text{ A}$		1.1		1.1		V
		$I_O = 1\text{ A}$		1.4		1.4		
		$I_O = 1.5\text{ A}$		1.6		1.6		
$I_{CC}$ Supply current (each driver)	$I_O = 0.5\text{ A}$ , See Note 3	Drivers 1 and 3	2.5	3.75	Drivers 1 and 3	2.5	3.75	mA
		Drivers 2 and 4	2.5	3.75	Drivers 2 and 4	3.75	7.5	

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10\text{ ms}$ , duty cycle  $\leq 10\%$ .

switching characteristics at  $V_{EE} = -40\text{ V}$ ,  $R_L = 39\Omega$ ,  $C_L = 15\text{ pF}$ ,  $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	UDN2841			UDN2845			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{on}$ Turn-on time	See Figure 3			2		2		$\mu\text{s}$
$t_{off}$ Turn-off time	See Figure 3			5		5		$\mu\text{s}$

## PARAMETER MEASUREMENT INFORMATION



NOTE: UDN2841 driver channels 1 through 4 and UDN2845 driver channels 1 and 3 only.

### TEST CIRCUIT

FIGURE 1. SINK-CURRENT DRIVER



NOTE: UDN2845 driver channels 2 and 4 only.

### TEST CIRCUIT

FIGURE 2. SOURCE-CURRENT DRIVER

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator with the following characteristics: PRR = 50 kHz,  $t_w$  = 10  $\mu$ s,  $t_r$  ≤ 5 ns,  $t_f$  ≤ 5 ns,  $Z_0$  = 50  $\Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 3. SWITCHING CHARACTERISTICS

5

## THERMAL INFORMATION




FIGURE 4




FIGURE 5




FIGURE 6


# ULN2001A THRU ULN2005A DARLINGTON TRANSISTOR ARRAYS

D2624, DECEMBER 1976—REVISED SEPTEMBER 1986

## HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

- 500 mA Rated Collector Current (Single Output)
- High-Voltage Outputs . . . 50 V
- Output Clamp Diodes
- Inputs Compatible with Various Types of Logic
- Relay Driver Applications
- Designed to be Interchangeable with Sprague ULN2001A Series

D OR N PACKAGE  
(TOP VIEW)




### description

The ULN2001A, ULN2002A, ULN2003A, ULN2004A, and ULN2005A are monolithic high-voltage, high-current Darlington transistor arrays. Each consists of seven n-p-n Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 milliamperes. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. For 100-volt (otherwise interchangeable) versions, see the SN75465 through SN75469.


The ULN2001A is a general-purpose array and may be used with TTL, P-MOS, CMOS, and other MOS technologies. The ULN2002A is specifically designed for use with 14- to 25-volt P-MOS devices and each input has a zener diode and resistor in series to limit the input current to a safe limit. The ULN2003A has a 2700-ohm series base resistor for each Darlington pair for operation directly with TTL or 5-volt CMOS. The ULN2004A has a 10.5-kilohm series base resistor to allow its operation directly from CMOS or P-MOS that use supply voltages of 6 to 15 volts. The required input current is below that of the ULN2003A and the required voltage is less than that required by the ULN2002A. The ULN2005A has a 1050-ohm series base resistor and is especially designed for use with TTL where higher output current is required and loading of the driving source is not a concern.

### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1984, Texas Instruments Incorporated

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**ULN2001A THRU ULN2005A  
DARLINGTON TRANSISTOR ARRAYS**

### **schematics (each Darlington pair)**



All resistor values shown are nominal.

**absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)**

**NOTES:** 1. All voltage values are with respect to the emitter/substrate terminal, E, unless otherwise noted.  
2. For operation above 25°C free-air temperature, derate the D package linearly at the rate of 7.6 mW/°C and derate the N package linearly at the rate of 13.2 mW/°C.

ULN2001A THRU ULN2005A  
DARLINGTON TRANSISTOR ARRAYS

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2001A			ULN2002A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 50 \text{ V}, I_I = 0$		50			50		$\mu\text{A}$
		$V_{CE} = 50 \text{ V}, I_I = 0$		100			100		
	2	$T_A = 70^\circ\text{C}$ $V_I = 6 \text{ V}$					500		
$I_{I(\text{off})}$ Off-state input current	3	$V_{CE} = 50 \text{ V}, I_C = 500 \mu\text{A}, T_A = 70^\circ\text{C}$	50	65		50	65		$\mu\text{A}$
$I_I$ Input current	4	$V_I = 17 \text{ V}$					0.82	1.25	$\text{mA}$
$h_{FE}$ Static forward current transfer ratio	5	$V_{CE} = 2 \text{ V}, I_C = 350 \text{ mA}$	1000						
$V_{I(\text{on})}$ On-state input voltage	6	$V_{CE} = 2 \text{ V}, I_C = 300 \text{ mA}$					13		$\text{V}$
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	5	$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$	0.9	1.1		0.9	1.1		$\text{V}$
		$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$	1.0	1.3		1.0	1.3		
		$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$	1.2	1.6		1.2	1.6		
$I_R$ Clamp diode reverse current	7	$V_R = 50 \text{ V}$		50			50		$\mu\text{A}$
		$V_R = 50 \text{ V}, T_A = 70^\circ\text{C}$		100			100		
$V_F$ Clamp diode forward voltage	8	$I_F = 350 \text{ mA}$	1.7	2		1.7	2		$\text{V}$
$C_I$ Input capacitance		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$	15	25		15	25		$\text{pF}$

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2003A			ULN2004A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 50 \text{ V}, I_I = 0$		50			50		$\mu\text{A}$
		$V_{CE} = 50 \text{ V}, I_I = 0$		100			100		
	2	$T_A = 70^\circ\text{C}$ $V_I = 1 \text{ V}$					500		
$I_{I(\text{off})}$ Off-state input current	3	$V_{CE} = 50 \text{ V}, I_C = 500 \mu\text{A}, T_A = 70^\circ\text{C}$	50	65		50	65		$\mu\text{A}$
$I_I$ Input current	4	$V_I = 3.85 \text{ V}$		0.93	1.35				$\text{mA}$
		$V_I = 5 \text{ V}$					0.35	0.5	
		$V_I = 12 \text{ V}$					1.0	1.45	
$V_{I(\text{on})}$ On-state input voltage	6	$V_{CE} = 2 \text{ V}$	$I_C = 125 \text{ mA}$				5		$\text{V}$
			$I_C = 200 \text{ mA}$		2.4		6		
			$I_C = 250 \text{ mA}$		2.7		7		
			$I_C = 275 \text{ mA}$				7		
			$I_C = 300 \text{ mA}$		3		8		
			$I_C = 350 \text{ mA}$				8		
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	5	$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$	0.9	1.1		0.9	1.1		$\text{V}$
		$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$	1.0	1.3		1.0	1.3		
		$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$	1.2	1.6		1.2	1.6		
$I_R$ Clamp diode reverse current	7	$V_R = 50 \text{ V}$		50			50		$\mu\text{A}$
$V_F$ Clamp diode forward voltage	8	$I_F = 350 \text{ mA}$	1.7	2		1.7	2		$\text{V}$
$C_I$ Input capacitance		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$	15	25		15	25		$\text{pF}$

6

Peripheral Drivers/Actuators

# ULN2001A THRU ULN2005A DARLINGTON TRANSISTOR ARRAYS

electrical characteristics at 25°C free-air temperature (unless otherwise noted)


PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2005A			UNIT	
			MIN	TYP	MAX		
$I_{CEX}$ Collector cutoff current	1	$V_{CE} = 50 \text{ V}, I_I = 0$			50	$\mu\text{A}$	
		$V_{CE} = 50 \text{ V}, I_I = 0, T_A = 70^\circ\text{C}$			100		
$I_I(\text{off})$ Off-state input current	3	$V_{CE} = 50 \text{ V}, I_C = 500 \mu\text{A}, T_A = 70^\circ\text{C}$	50	65		$\mu\text{A}$	
$I_I$ Input current	4	$V_I = 3 \text{ V}$		1.5	2.4	$\text{mA}$	
$V_I(\text{on})$ On-state input voltage	6	$V_{CE} = 2 \text{ V}, I_C = 350 \text{ mA}$			2.4	$\text{V}$	
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	5	$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$		0.9	1.1	$\text{V}$	
		$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$		1.0	1.3		
		$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$		1.2	1.6		
$I_R$ Clamp diode reverse current	7	$V_R = 50 \text{ V}$			50	$\mu\text{A}$	
		$V_R = 50 \text{ V}, T_A = 70^\circ\text{C}$			100		
$V_F$ Clamp diode forward voltage	8	$I_F = 350 \text{ mA}$			1.7	2	$\text{V}$
$C_I$ Input capacitance		$V_I = 0 \text{ V}, f = 1 \text{ MHz}$			15	25	$\text{pF}$

switching characteristics at 25°C free-air temperature


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	See Figure 9	0.25	1		$\mu\text{s}$
$t_{PHL}$ Propagation delay time, high-to-low-level output		0.25	1		$\mu\text{s}$
$V_{OH}$ High-level output voltage after switching	$V_S = 50 \text{ V}, I_O \approx 300 \text{ mA},$ See Figure 10		$V_S - 20$		$\text{mV}$

**ULN2001A THRU ULN2005A  
DARLINGTON TRANSISTOR ARRAYS**


**PARAMETER MEASUREMENT INFORMATION**




**FIGURE 1. ICEX**




**FIGURE 2. ICEX**



**FIGURE 3. I<sub>I</sub>(off)**




**FIGURE 4. I<sub>I</sub>**




NOTE:  $I_I$  is fixed for measuring  $V_{CE}(\text{sat})$ , variable for measuring  $h_{FE}$ .


**FIGURE 5. h<sub>FE</sub>, V<sub>CE</sub>(sat)**



**FIGURE 6. V<sub>I</sub>(on)**



**FIGURE 7. I<sub>R</sub>**




**FIGURE 8. V<sub>F</sub>**

-5


# ULN2001A THRU ULN2005A DARLINGTON TRANSISTOR ARRAYS

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

FIGURE 9. PROPAGATION DELAY TIMES



- NOTES:
- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. For testing the ULN2001A, ULN2003A, and the ULN2005A,  $V_{IH} = 3 \text{ V}$ ; for the ULN2002A,  $V_{IH} = 13 \text{ V}$ ; for the ULN2004A,  $V_{IH} = 8 \text{ V}$ .

FIGURE 10. LATCH-UP TEST

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# ULN2001A THRU ULN2005A DARLINGTON TRANSISTOR ARRAYS

## TYPICAL CHARACTERISTICS






FIGURE 11

FIGURE 12

FIGURE 13

5

## THERMAL INFORMATION




FIGURE 14






FIGURE 15

## ULN2001A THRU ULN2005A DARLINGTON TRANSISTOR ARRAYS


### TYPICAL APPLICATION DATA




P-MOS TO LOAD



TTL TO LOAD



BUFFER FOR  
HIGHER CURRENT LOADS



USE OF PULL-UP RESISTORS  
TO INCREASE DRIVE CURRENT

5

Peripheral Drivers/Actuators

# ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2528, DECEMBER 1979—REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- ULN2064 and ULN2065 Have TTL Compatible Inputs
- ULN2066 and ULN2067 Have CMOS- and PMOS-Compatible Inputs
- Designed for Interchangeability with Sprague ULN2064 thru ULN2067, Respectively


## description

The ULN2064, ULN2065, ULN2066, and ULN2067 are monolithic high-voltage, high-current darlington transistor switches. Each comprises four n-p-n darlington pairs. All units feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. Outputs and inputs may each be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. These common-emitter circuits are designed to operate as current sinks to the load.

The ULN2064 and ULN2065 are intended for use with TTL and 5-volt MOS logic. The ULN2066 and ULN2067 are intended for use with PMOS and higher-voltage CMOS logic.


The ULN2064, ULN2065, ULN2066, and ULN2067 are characterized for operation from  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## NE DUAL-IN-LINE PACKAGE (TOP VIEW)




NC—No internal connection

## schematic (each darlington pair)



ULN2064, ULN2065:  $R_{in} = 350 \Omega$  NOM  
ULN2066, ULN2067:  $R_{in} = 3 \text{ k}\Omega$  NOM

## logic diagram



5

Peripheral Drivers/Actuators

# ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

absolute maximum ratings at 25°C free-air temperature for each switch (unless otherwise noted)

	ULN2064	ULN2065	ULN2066	ULN2067	UNIT
Collector-emitter voltage	50	80	50	80	V
Input voltage (see Note 1)	15	15	30	30	V
Peak collector current (see Figures 12, 13, and 14)	1.5	1.5	1.5	1.5	A
Input current	25	25	25	25	mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075	2075	2075	2075	mW
Operating free-air temperature range	-20 to 85	-20 to 85	-20 to 85	-20 to 85	°C
Storage temperature range	-55 to 150	-55 to 150	-55 to 150	-55 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	260	260	260	260	°C

- NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.  
 2. For operation above 25°C free-air temperature, derate total power linearly to 1079 mW at 85°C at the rate of 16.6 mW/°C.

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2064 MIN MAX	ULN2065 MIN MAX	ULN2066 MIN MAX	ULN2067 MIN MAX	UNIT
Collector V <sub>CEx(sus)</sub> sustaining voltage	1	$V_I = 0.4 \text{ V}$ , $I_C = 100 \text{ mA}$	35	50	35	50	V
$I_{CEX}$ Collector output cutoff current	2	$V_{CE} = 50 \text{ V}$	100		100		$\mu\text{A}$
		$V_{CE} = 50 \text{ V}$ , $T_A = 70^\circ\text{C}$	500		500		
		$V_{CE} = 80 \text{ V}$		100		100	
		$V_{CE} = 80 \text{ V}$ , $T_A = 70^\circ\text{C}$		500		500	
$I_{I(on)}$ On-state input current	3	$V_I = 2.4 \text{ V}$	1.4	4.3	1.4	4.3	$\text{mA}$
		$V_I = 3.75 \text{ V}$	3.3	9.6	3.3	9.6	
		$V_I = 5 \text{ V}$			0.6	1.8	
		$V_I = 12 \text{ V}$			1.7	5.2	
$V_{I(on)}$ On-state input voltage	4	$V_{CE} = 2 \text{ V}$ , $I_C = 1 \text{ A}$	2	2	6.5	6.5	V
		$V_{CE} = 2 \text{ V}$ , $I_C = 1.5 \text{ A}$ , See Note 3	2.5	2.5	10	10	
$V_{CE(sat)}$ Collector-emitter saturation voltage	5	$I_I = 625 \mu\text{A}$ , $I_C = 500 \text{ mA}$	1.1	1.1	1.1	1.1	V
		$I_I = 935 \mu\text{A}$ , $I_C = 750 \text{ mA}$	1.2	1.2	1.2	1.2	
		$I_I = 1.25 \text{ mA}$ , $I_C = 1 \text{ A}$	1.3	1.3	1.3	1.3	
		$I_I = 2 \text{ mA}$ , $I_C = 1.25 \text{ A}$ , See Note 3	1.4		1.4		
		$I_I = 2.25 \text{ mA}$ , $I_C = 1.5 \text{ A}$ , See Note 3			1.5		
						1.5	
$I_R$ Clamp-diode reverse current	6	$V_R = 50 \text{ V}$	50		50		$\mu\text{A}$
		$V_R = 50 \text{ V}$ , $T_A = 70^\circ\text{C}$	100		100		
		$V_R = 80 \text{ V}$		50		50	
		$V_R = 80 \text{ V}$ , $T_A = 70^\circ\text{C}$		100		100	
$V_F$ Clamp-diode forward voltage	7	$I_F = 1 \text{ A}$	1.75	1.75	1.75	1.75	V
		$I_F = 1.5 \text{ A}$ , See Note 3	2	2	2	2	

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10 \text{ ms}$ , duty cycle  $\leq 10\%$ .

**ULN2064, ULN2065, ULN2066, ULN2067  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES**

switching characteristics at 25°C free-air temperature, V<sub>CC</sub> = 5 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	See Figure 8		1	$\mu$ s	
t <sub>PHL</sub> propagation delay time, high-to-low-level output					

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 1. V<sub>CEx(sus)</sub>




FIGURE 2. I<sub>CEX</sub>




FIGURE 3. I<sub>I(on)</sub>




FIGURE 4. V<sub>I(on)</sub>




FIGURE 5. V<sub>CE(sat)</sub>




FIGURE 6. I<sub>R</sub>

# ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

## PARAMETER MEASUREMENT INFORMATION





FIGURE 7.  $V_F$



**5**  
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50 \Omega$ .  
B.  $C_L$  includes all probe and stray capacitance.  
C.  $V_{IH} = 2.5$  V for ULN2064 and ULN2065.  $V_{IH} = 10$  V for ULN2065 and ULN2067.

FIGURE 8. SWITCHING TIMES

## ELECTRICAL CHARACTERISTICS

### ULN2064, ULN2065




FIGURE 9

### ULN2066, ULN2067




FIGURE 10

### COLLECTOR CURRENT vs BASE CURRENT




FIGURE 11

# ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

## THERMAL INFORMATION




FIGURE 12




FIGURE 13




FIGURE 14

## TYPICAL APPLICATION DATA




FIGURE 15. RELAY DRIVER INTERFACE




# ULN2068, ULN2069

## QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2579, MAY 1980—REVISED SEPTEMBER 1986


- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Preamp for High Current Gain
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- Inputs Compatible with TTL and 5-Volt CMOS
- Designed for Interchangeability with Sprague ULN2068 and ULN2069

**NE DUAL-IN-LINE PACKAGE  
(TOP VIEW)**




NC—No internal connection

**schematic (each switch)**



Resistor values shown are nominal.

**logic diagram (positive logic)**




### description

The ULN2068 and ULN2069 are monolithic integrated circuits each consisting of four high-voltage, high-current n-p-n cascaded transistor switches. Each switch includes a first stage compatible with both TTL and 5-volt CMOS signal levels. The second and third stages form uncommitted-collector outputs with common-cathode clamp diodes for switching inductive loads.

The ULN2068 and ULN2069 can sink up to 1.5 amperes per switch. Applications include logic buffers, MOS drivers, memory drivers, line drivers, relay drivers, hammer drivers, lamp drivers, and display drivers (LED and gas discharge).

The ULN2068 and ULN2069 are characterized for operation from  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# ULN2068, ULN2069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

absolute maximum ratings at 25°C free-air temperature for each switch (unless otherwise noted)

	ULN2068	ULN2069	UNIT
Collector-emitter voltage	50	80	V
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	V
Input voltage	15	15	V
Peak collector current (see Figures 10, 11, and 12)	1.5	1.5	A
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2075	2075	mW
Operating free-air temperature range	-20 to 85	-20 to 85	°C
Storage temperature range	-55 to 150	-55 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.  
 2. For operation above 25°C free-air temperature, derate total power linearly to 1079 mW at 85°C at the rate of 16.6 mW/°C.

electrical characteristics at 25°C free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2068	ULN2069	UNIT
			MIN	MAX	
V <sub>CEx(sus)</sub> Collector sustaining voltage	1	V <sub>I</sub> = 0.4 V, I <sub>C</sub> = 100 mA	35	50	V
I <sub>CEx</sub> Collector output cutoff current	2	V <sub>CE</sub> = 50 V	100		μA
		V <sub>CE</sub> = 50 V, T <sub>A</sub> = 70°C	500		
		V <sub>CE</sub> = 80 V		100	
		V <sub>CE</sub> = 80 V, T <sub>A</sub> = 70°C		500	
I <sub>I(on)</sub> On-state input current	3	V <sub>I</sub> = 2.4 V	250	250	μA
		V <sub>I</sub> = 3.75 V	1000	1000	
V <sub>I(on)</sub> On-state input voltage	4	V <sub>CE</sub> = 2 V, I <sub>C</sub> = 1.5 A, See Note 3	2.4	2.4	V
		V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 500 mA	1.1	1.1	
V <sub>CEx(sat)</sub> Collector-emitter saturation voltage	5	V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 750 mA	1.2	1.2	V
		V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 1 A	1.3	1.3	
		V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 1.25 A, See Note 3	1.4		
		V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 1.5 A, See Note 3		1.5	
		V <sub>R</sub> = 50 V	50		
		V <sub>R</sub> = 50 V, T <sub>A</sub> = 70°C	100		
I <sub>R</sub> Clamp-diode reverse current	6	V <sub>R</sub> = 80 V		50	μA
		V <sub>R</sub> = 80 V, T <sub>A</sub> = 70°C		100	
		I <sub>F</sub> = 1 A	1.75	1.75	
		I <sub>F</sub> = 1.5 V, See Note 3	2	2	
V <sub>F</sub> Clamp-diode forward voltage	7	I <sub>F</sub> = 1 A	1.75	1.75	V
		I <sub>F</sub> = 1.5 V, See Note 3	2	2	
I <sub>CC</sub> Supply current (only one switch conducting)	8	V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 500 mA	6	6	mA

NOTE 3: These parameters must be measured on one output at a time using pulse techniques, t<sub>w</sub> = 10 ms, Duty cycle ≤ 10%.

switching characteristics at 25°C free-air temperature, V<sub>CC</sub> = 5 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output				1	μs
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	See Figure 9			1.5	μs

ULN2068, ULN2069  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

PARAMETER MEASUREMENT INFORMATION




FIGURE 1.  $V_{CEX(sus)}$




FIGURE 2.  $I_{CEX}$




FIGURE 3.  $I_{(on)}$




FIGURE 4.  $V_{(on)}$




FIGURE 5.  $V_{CE(sat)}$




FIGURE 7.  $V_F$




FIGURE 6.  $I_R$






FIGURE 8.  $I_{CC}$

# ULN2068, ULN2069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

## PARTICLE MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50 \Omega$ .  
 B.  $C_L$  includes all probe and stray capacitance.

FIGURE 9. SWITCHING TIMES

5

## THERMAL INFORMATION




FIGURE 10




FIGURE 11





FIGURE 12

**ULN2068, ULN2069**  
**QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES**

**TYPICAL APPLICATION DATA**



**FIGURE 13. RELAY DRIVER INTERFACE**

5



# ULN2074, ULN2075

## QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2580, MAY 1980—REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Output Sink- or Source-Current Capabilities
- Input Compatible with TTL or 5-V CMOS
- Designed for Interchangeability with Sprague ULN2074 and ULN2075

### description


The ULN2074 and ULN2075 are monolithic, quadruple, high-voltage, high-current n-p-n darlington-transistor amplifier devices. They feature high-voltage outputs with collector-current ratings of 1.5 amperes for each darlington pair.

The ULN2074 and ULN2075 are unique general-purpose devices, each featuring uncommitted collectors and emitters to allow for either sinking or sourcing the output current. These devices offer the system designer the flexibility of tailoring the circuit to the application. Typical applications include logic buffers, relay drivers, lamp drivers, and hammer drivers.

For proper operation, the substrate must be connected to the most negative voltage.


The ULN2074 and ULN2075 are characterized for operation from  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

NE  
DUAL-IN-LINE PACKAGE  
(TOP VIEW)



### schematic (each switch)



5

# ULN2074, ULN2075 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

**absolute maximum ratings at 25°C free-air temperature for each switch (unless otherwise noted)**

	ULN2074	ULN2075	UNIT
Collector-emitter voltage	50	80	V
Input voltage with respect to substrate	30	60	V
Peak collector current (see Figures 9, 10, and 11)	1.5	1.5	A
Input current	25	25	mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 1)	2075	2075	mW
Operating free-air temperature range	-20 to 85	-20 to 85	°C
Storage temperature range	-55 to 150	-55 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

NOTE 1: For operation above 25°C free-air temperature, derate total power linearly to 1079 mW at 85°C at the rate of 16.6 mW/°C.

**electrical characteristics at 25°C free-air temperature (unless otherwise noted)**

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2074	ULN2075	UNIT
			MIN	MAX	
$V_{CEX(sus)}$ Collector sustaining voltage	2	$V_I = 0.4 \text{ V}, I_C = 100 \text{ mA}$	35	50	μA
		$V_{CE} = 50 \text{ V}$	100		
		$V_{CE} = 50 \text{ V}, T_A = 70^\circ\text{C}$	500		
		$V_{CE} = 80 \text{ V}$		100	
		$V_{CE} = 80 \text{ V}, T_A = 70^\circ\text{C}$		500	
$I_{I(on)}$ On-state input current	3	$V_I = 2.4 \text{ V}$	2	4.3	mA
		$V_I = 3.75 \text{ V}$	4.5	9.6	
$V_{I(on)}$ On-state input voltage	4	$V_{CE} = 2 \text{ V}, I_C = 1 \text{ A}$	2	2	V
		$V_{CE} = 2 \text{ V}, I_C = 1.5 \text{ A},$ See Note 2	2.5	2.5	
		$I_I = 625 \mu\text{A}, I_C = 500 \text{ mA}$	1.1	1.1	
		$I_I = 935 \mu\text{A}, I_C = 750 \text{ mA}$	1.2	1.2	
		$I_I = 1.25 \text{ mA}, I_C = 1 \text{ A}$	1.3	1.3	
$V_{CE(sat)}$ Collector-emitter saturation voltage	5	$I_I = 2 \text{ mA}, I_C = 1.25 \text{ A},$ See Note 2	1.4		V
		$I_I = 2.25 \text{ mA}, I_C = 1.5 \text{ A},$ See Note 2		1.5	

NOTE 2: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10 \text{ ms}$ , duty cycle  $\leq 10\%$ .

**switching characteristics at 25°C free-air temperature,  $V_{CC} = 5 \text{ V}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	See Figure 6			1	μs
$t_{PHL}$ Propagation delay time, high-to-low-level output				1.5	μs

ULN2074, ULN2075  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 1.  $V_{CEX(sus)}$




FIGURE 2.  $I_{CEX}$




FIGURE 3.  $I_{(on)}$




FIGURE 4.  $V_{I(on)}$






FIGURE 5.  $V_{CE(sat)}$



TEST CIRCUITS



VOLTAGE WAVEFORMS

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50\ \Omega$ .  
B.  $C_L$  includes all probe and stray capacitance.


FIGURE 6. SWITCHING CHARACTERISTICS

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**ULN2074, ULN2075  
QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES**

**ELECTRICAL CHARACTERISTICS**



**FIGURE 7**



**FIGURE 8**

THERMAL INFORMATION




FIGURE 9




FIGURE 10




FIGURE 11

5

## ULN2074, ULN2075 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

### TYPICAL APPLICATION DATA




FIGURE 12. RELAY DRIVER INTERFACE WITH EXTERNAL CLAMP DIODES

5

Peripheral Drivers/Actuators

## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

## **Appendix C**

Explanation of  
Logic Symbols

**C**

# 6

## Memory Interface Circuits

DUAL-CHANNEL SENSE AMPLIFIER  
WITH COMPLEMENTARY OUTPUTS

D2338, DECEMBER 1986

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques


**description**

The SN5520 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN5520 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL logic circuits.

With the Z output connected to the Gy input, the SN5520 may be used to perform the functions of a flip-flop or register that responds to the sense and strobe input conditions.

The SN5520 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of -55°C to 125°C.

J PACKAGE  
(TOP VIEW)

## FUNCTION TABLE

A	B	Gy	Gz	S <sub>A</sub>	S <sub>B</sub>	Y	Z
X	X	L	X	X	X	H	$\overline{G}_Z$
H	X	X	X	H	X	H	$\overline{G}_Z$
X	H	X	X	X	H	H	$\overline{G}_Z$
L	L	H	X	X	X	L	H
L	X	H	X	X	L	L	H
X	L	H	X	L	X	L	H
X	X	H	X	L	L	L	H
X	X	X	L	X	X	X	H

$$\text{positive logic: } Y = \overline{G}_Y + A \cdot S_A + B \cdot S_B$$

$$Z = \overline{G}_Z + \overline{Y}$$

$$Z = \overline{G}_Z + G_Y(\overline{A} + \overline{S}_A)(\overline{B} + \overline{S}_B)$$

## DEFINITION OF LOGIC LEVELS

INPUT	H	L	X
A or B <sup>†</sup>	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
Any G or S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

T A and B are differential voltages ( $V_{ID}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.


# SN5520

## DUAL-CHANNEL SENSE AMPLIFIER WITH COMPLEMENTARY OUTPUTS


### circuit operation

The SN5520 is a dual-channel sense amplifier with the preamplifiers connected to a common output stage and a complementary output stage. The output circuit is composed of two cascaded NAND gates, each with external gate inputs. External connection of the Z output and the Gy input results in a flip-flop or register that is set by signals at the differential-input terminals. Reset of the register is performed by taking the Gz input low. Capacitive coupling from output Z to Gy results in output pulse stretching. With either connection, complementary output levels are available. The gate and strobe inputs and the outputs are compatible with standard TTL logic. The input function of the SN5520 can be expanded by connecting the Y output of the SN5522 to the Gy input of the circuit being expanded.

### logic symbol<sup>†</sup>




### logic diagram



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN5520  
DUAL-CHANNEL SENSE AMPLIFIER  
WITH COMPLEMENTARY OUTPUTS

schematic



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Differential input voltage, $V_{ID}$ or $V_{ref}$ . . . . .	$\pm 5$ V
Voltage from any input to ground (see Note 2) . . . . .	5.5 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1375 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

- NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.  
 2. Strobe and gate input voltages must be zero or positive with respect to the network ground terminal.  
 3. For operating above 25°C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

**SN5520**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH COMPLEMENTARY OUTPUTS**

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Positive supply voltage, $V_{CC+}$	4.75	5	5.25	V
Negative supply voltage, $V_{CC-}$	-4.75	-5	-5.25	V
Reference voltage, $V_{ref}$	15	40		mV
High-level input voltage (strobe and gate inputs), $V_{IH}$	2			V
Low-level input voltage (strobe and gate inputs), $V_{IL}$			0.8	V

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC\pm} = \pm 5$  V, (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_T$ Differential-input threshold voltage	$V_{ref} = 15$ mV	10	15	20	mV	
	$V_{ref} = 40$ mV	35	40	45		
$V_{ICF}$ Common-mode input firing voltage (see Note 4)	$V_{ref} = 40$ mV, $V_{IS} = V_{IH}$			±2.5	V	
	Common-mode input pulse: $t_f \leq 15$ ns, $t_f \leq 15$ ns, $t_w = 50$ ns					
$I_{IB}$ Differential-input bias current	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$	$T_A = -55^\circ C$		100	$\mu A$	
		$T_A = 25^\circ C$		30		
		$T_A = 125^\circ C$		75		
$I_{IO}$ Differential-input offset current	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$		0.5		$\mu A$	
$V_{OH}$ High-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $I_{OH} = -400$ $\mu A$	2.4	4		V	
$V_{OL}$ Low-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $I_{OL} = 16$ mA		0.25	0.4	V	
$I_{IH}$ High-level input current (strobe and gate inputs)	$V_{CC\pm} = \pm 5.25$ V, $V_{IH} = 2.4$ V			40	$\mu A$	
$I_{IL}$ Low-level input current (strobe and gate inputs)	$V_{CC\pm} = \pm 5.25$ V, $V_{IL} = 0.4$ V			-1	-1.6	$mA$
$I_{OS(Y)}$ Short-circuit output current into Y	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$	-3	-3.8	-5	$mA$	
$I_{OS(Z)}$ Short-circuit output current into Z	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$	-2.1	-2.6	-3.5	$mA$	
$I_{CC+}$ Supply current from $V_{CC+}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		28	40	$mA$	
$I_{CC-}$ Supply current from $V_{CC-}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		-14	-20	$mA$	

<sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

**DUAL-CHANNEL SENSE AMPLIFIER  
WITH COMPLEMENTARY OUTPUTS**
**switching characteristics,  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$** 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(DY)}$	A1-A2 or B1-B2	Y	1	$C_L = 15$ pF, $C_{ext} \geq 100$ pF, $R_L = 288 \Omega$	25	40		ns
$t_{PHL(DY)}$					20			
$t_{PLH(DZ)}$		Z	1		30			ns
$t_{PHL(DZ)}$					35	55		
$t_{PLH(SY)}$		STROBE A or B	Y		15	30		ns
$t_{PHL(SY)}$					20			
$t_{PLH(SZ)}$		STROBE A or B	Z		30			ns
$t_{PHL(SZ)}$					35	55		
$t_{PLH(GY, Y)}$		GATE G <sub>Y</sub>	Y		15	25		ns
$t_{PHL(GY, Y)}$					10			
$t_{PLH(GY, Z)}$		GATE G <sub>Y</sub>	Z		15			ns
$t_{PHL(GY, Z)}$					20	30		
$t_{PLH(GZ, Z)}$		GATE G <sub>Z</sub>	Z		15			ns
$t_{PHL(GZ, Z)}$					10	20		

**recovery and cycle times,  $V_{CC\pm} = \pm 5$  V,  $C_{ext} \geq 100$  pF,  $T_A = 25^\circ C$** 


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{orD}$ Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{orC}$ Common-mode input overload recovery time (see Note 6)	Common-mode Input Pulse: $V_{IC} = \pm 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{cyc(min)}$ Minimum cycle time		200			ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.  
 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.


# SN5520

## DUAL-CHANNEL SENSE AMPLIFIER WITH COMPLEMENTARY OUTPUTS

### PARAMETER MEASUREMENT INFORMATION



6




- NOTES:
- The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} \leq 1 \text{ MHz}$ .
  - The strobe input pulse is applied to Strobe  $S_A$  when inputs A1-A2 are being tested and to Strobe  $S_B$  when inputs B1-B2 are being tested.
  - $C_L$  includes probe and jig capacitance.


FIGURE 1. PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

**SN5520**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH COMPLEMENTARY OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



TEST CIRCUIT




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_w = 100 \text{ ns}$ , and  $\text{PRR} \leq 1 \text{ MHz}$ .

B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2. PROPAGATION DELAY TIMES FROM GATE Gy**


**SN5520**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH COMPLEMENTARY OUTPUTS**

## **PARAMETER MEASUREMENT INFORMATION**



6

Memory Interface Circuits



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5$  ns,  $t_f = 15 \pm 5$  ns,  $t_w = 100$  ns, and  $PRR \leq 1$  MHz.

B.  $C_J$  includes probe and jig capacitance.

**FIGURE 3. PROPAGATION DELAY TIMES FROM GATE G<sub>7</sub>**

SN5520  
DUAL-CHANNEL SENSE AMPLIFIER  
WITH COMPLEMENTARY OUTPUTS

**TYPICAL CHARACTERISTICS**

THRESHOLD VOLTAGE  
vs  
REFERENCE VOLTAGE




FIGURE 4

THRESHOLD VOLTAGE  
vs  
SUPPLY VOLTAGE




FIGURE 5

NORMALIZED THRESHOLD VOLTAGE  
vs  
PULSE REPETITION RATE




FIGURE 6

COMMON-MODE FIRING VOLTAGE  
vs  
FREE-AIR TEMPERATURE




FIGURE 7

**SN5520**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH COMPLEMENTARY OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

## TYPICAL CHARACTERISTICS

Y OUTPUT VOLTAGE

vs

DIFFERENTIAL-INPUT VOLTAGE




FIGURE 12

Z OUTPUT VOLTAGE

vs

DIFFERENTIAL-INPUT VOLTAGE




FIGURE 13


HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT

FIGURE 14


LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT

FIGURE 15

# SN5520

## DUAL-CHANNEL SENSE AMPLIFIER WITH COMPLEMENTARY OUTPUTS

### TYPICAL APPLICATIONS

#### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure 16. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN5520 or SN5522 sense amplifiers. The cascaded output gates of the SN5520 circuits may be connected to serve as the memory data register (MDR). A number of SN5522 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.




FIGURE 16. SENSING LARGE MEMORY SYSTEMS

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

### description


The SN5522 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN5522 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges.

Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL logic circuits.

The circuit features a high-fanout, single-ended, open-collector output stage. In addition, it may be used to expand the inputs to a SN5520 circuit or to perform the wire-AND function.

The SN5522 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of -55°C to 125°C.



FUNCTION TABLE

INPUTS					OUTPUT
A	B	G	SA	SB	Y
L	L	H	X	X	H
L	X	H	X	L	H
X	L	H	L	X	H
X	X	H	L	L	H
X	X	L	X	X	L
H	X	X	H	X	L
X	H	X	X	H	L

$$\text{positive logic: } Y = G(\bar{A} + \bar{S}_A)(\bar{B} + \bar{S}_B)$$

DEFINITION OF LOGIC LEVELS

INPUT	H	L	X
A or B <sup>†</sup>	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
Any G or S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

<sup>†</sup>A and B are differential voltages ( $V_{ID}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.


# SN5522

## DUAL-CHANNEL SENSE AMPLIFIER WITH OPEN-COLLECTOR OUTPUTS

### circuit operation


The SN5522 is a dual-channel sense amplifier with the preamplifiers connected to a common output stage. The output circuit features an open-collector output that permits two or more of these outputs to be connected in the wire-AND configuration. Each package includes a load resistor that may be used as the output pullup resistor. High sink-current capability is a feature of this design, and a separate ground terminal is used for the output circuitry. This device can also be used as an input expander for the SN5520 circuit.

### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram



### schematic



DUAL-CHANNEL SENSE AMPLIFIER  
WITH OPEN-COLLECTOR OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Differential input voltage, $V_{ID}$ or $V_{ref}$ . . . . .	$\pm 5$ V
Voltage from any input to ground (see Note 2) . . . . .	5.5 V
Off-state voltage applied to open-collector outputs . . . . .	5.5 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1375 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.

2. Strobe and gate input voltages must be zero or positive with respect to the network ground terminal.

3. For operating above 25°C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, $V_{CC+}$	4.75	5	5.25	V
Negative supply voltage, $V_{CC-}$	-4.75	-5	-5.25	V
Reference voltage, $V_{ref}$	15		40	mV
High-level input voltage (strobe and gate inputs), $V_{IH}$	2			V
Low-level input voltage (strobe and gate inputs), $V_{IL}$			0.8	V

electrical characteristics over recommended operating free-air temperature range,  $V_{CC\pm} = \pm 5$  V,  
 $R_L$  connected to output, (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_T$ Differential-input threshold voltage	$V_{ref} = 15$ mV		10	15	20	mV
	$V_{ref} = 40$ mV		35	40	45	
$V_{ICF}$ Common-mode input firing voltage (see Note 4)	$V_{ref} = 40$ mV, $V_{IS} = V_{IH}$			$\pm 2.5$		V
	Common-mode input pulse: $t_f \leq 15$ ns, $t_f \leq 15$ ns, $t_w = 50$ ns					
$I_{IB}$ Differential-input bias current	$T_A = -55^\circ C$			100		$\mu A$
	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$			30	75	
	$T_A = 25^\circ C$				75	
$I_{IO}$ Differential-input offset current	$T_A = 125^\circ C$					$\mu A$
	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$			0.5		
	$V_{CC\pm} = \pm 4.75$ V, $I_{OH} = -400$ $\mu A$		2.4	4		
$V_{OL}$ Low-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $I_{OL} = 16$ mA			0.25	0.4	V
	$V_{CC\pm} = \pm 4.75$ V, $I_{OL} = 16$ mA					
	$V_{CC\pm} = \pm 5.25$ V, $V_{IH} = 2.4$ V			40		
$I_{IH}$ High-level input current (strobe and gate inputs)	$V_{CC\pm} = \pm 5.25$ V, $V_{IH} = 5.25$ V				1	$mA$
	$V_{CC\pm} = \pm 5.25$ V, $V_{IH} = 5.25$ V					
$I_{IL}$ Low-level input current (strobe and gate inputs)	$V_{CC\pm} = \pm 5.25$ V, $V_{IL} = 0.4$ V			-1	-1.6	$mA$
$I_{OH}$ High-level output current	$V_{CC\pm} = \pm 4.75$ V, $V_O = 5.25$ V				250	$\mu A$
$I_{OS}$ Short-circuit output current	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		-2.1	-2.6	-3.5	$mA$
$I_{CC+}$ Supply current from $V_{CC+}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$			27	40	$mA$
$I_{CC-}$ Supply current from $V_{CC-}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		-15	-20		$mA$

†Typical values are at  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

**SN5522**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH OPEN-COLLECTOR OUTPUTS**

switching characteristics,  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(D)}$	A1-A2 or B1-B2	Y	1	$C_L = 15$ pF, $C_{ext} \geq 100$ pF, $R_L = 288 \Omega$	20			ns
$t_{PHL(D)}$		Y	1		30	45		
$t_{PLH(S)}$	STROBE A or B	Y	1	$C_L = 15$ pF, $C_{ext} \geq 100$ pF, $R_L = 288 \Omega$	20			ns
$t_{PHL(S)}$		Y	2		20	40		
$t_{PLH(G)}$	GATE	Y	2		10			
$t_{PHL(G)}$		Y	2		15	25		ns

recovery and cycle times,  $V_{CC\pm} = \pm 5$  V,  $C_{ext} \geq 100$  pF,  $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{orD}$ Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{orC}$ Common-mode input overload recovery time (see Note 6)	Common-mode Input Pulse: $V_{IC} = \pm 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{cyc(min)}$ Minimum cycle time		200			ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.  
 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

### driving SN54XXX loads and combining outputs

The table below provides minimum and maximum resistor values for driving one to ten SN54XXX loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fanout plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fanouts of seven or less if a valid minimum and maximum  $R_L$  is possible. When fanning out to ten SN54XXX loads, the calculation for the minimum value of  $R_L$  indicates that an infinite resistance should be used; however, the use of a 4-k $\Omega$  resistor in this case will satisfy the high-level condition and limit the low level to less than 0.43 volt.

FANOUT TO TTL LOADS	WIRE-AND OUTPUTS							
	1	2	3	4	5	6	7	1 to 7
1	8965	4814	3291	2500	2015	1688	1452	319
2	7878	4482	3132	2407	1954	1645	1420	359
3	7027	4193	2988	2321	1897	1604	1390	410
4	6341	3939	2857	2241	1843	1566	1361	479
5	5777	3714	2736	2166	1793	1529	1333	575
6	5306	3513	2626	2096	1744	1494	1306	718
7	4905	3333	2524	2031	1699	1460	1280	958
8	4561	3170	2429	1969	1656	X	X	1437
9	4262	3023	X	X	X	X	X	2875
10	4000	X	X	X	X	X	X	4000
	MAXIMUM							MIN
	LOAD RESISTOR VALUE IN OHMS							

\*All values shown in the table are based on:

High-level conditions:  $V_{CC} = 5$  V,  $V_{OH\ min} = 2.4$  V



Low-level conditions:  $V_{CC} = 5$  V,  $V_{OL\ max} = 0.4$  V

X — Not recommended or not possible.

See explanation in text.

DUAL-CHANNEL SENSE AMPLIFIER  
WITH OPEN-COLLECTOR OUTPUTS

## PARAMETER MEASUREMENT INFORMATION





- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_f = t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} \leq 1 \text{ MHz}$ .  
 B. The strobe input pulse is applied to Strobe  $S_A$  when testing inputs A1-A2 and to Strobe  $S_B$  when testing inputs B1-B2.  
 C.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

**SN5522**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH OPEN-COLLECTOR OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**







- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_w = 100 \text{ ns}$ , and  $\text{PRR} \leq 1 \text{ MHz}$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2. PROPAGATION DELAY TIMES FROM GATE INPUT**

**SN5522**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH OPEN-COLLECTOR OUTPUTS**

**TYPICAL CHARACTERISTICS**



**SN5522**  
**DUAL-CHANNEL SENSE AMPLIFIER**  
**WITH OPEN-COLLECTOR OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10

6

Memory Interface Circuits

**DUAL-CHANNEL SENSE AMPLIFIER  
WITH OPEN-COLLECTOR OUTPUTS**

**TYPICAL CHARACTERISTICS**




FIGURE 11




FIGURE 12




FIGURE 13

# SN5522 DUAL-CHANNEL SENSE AMPLIFIER WITH OPEN-COLLECTOR OUTPUTS

## APPLICATION DATA

### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure 14. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN5520 or SN5522 sense amplifiers. The cascaded output gates of the SN5520 circuits may be connected to serve as the memory data register (MDR). A number of SN5522 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.




FIGURE 14. SENSING LARGE MEMORY SYSTEMS

# SN5524

## DUAL SENSE AMPLIFIER

D2338, DECEMBER 1986

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

### description

The SN5524 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.


The SN5524 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The strobe inputs and the outputs are compatible with standard TTL logic circuits.

The circuit provides for independent, dual-channel sensing with separate outputs.

The SN5524 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

6

Memory Interface Circuits



NC—No internal connection

### FUNCTION TABLE

INPUTS	OUTPUT	
A	S	W
H	H	H
L	X	L
X	L	L

positive logic: W = AS

### DEFINITION OF LOGIC LEVELS

INPUT	H	L	X
A <sup>†</sup>	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant


<sup>†</sup>A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.

# SN5524 DUAL SENSE AMPLIFIER


## circuit operation

The SN5524 circuit features two completely independent sense amplifiers in a single package. Each amplifier features high fanout capability.

## logic symbol†




## logic diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematic



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Differential input voltage, $V_{ID}$ or $V_{ref}$ . . . . .	$\pm 5$ V
Voltage from any input to ground (see Note 2) . . . . .	5.5 V
Continuous total power dissipation at (or below) $25^\circ\text{C}$ free-air temperature (see Note 3) . . . . .	1375 mW
Operating free-air temperature range . . . . .	$-55^\circ\text{C}$ to $125^\circ\text{C}$
Storage temperature range . . . . .	$-65^\circ\text{C}$ to $150^\circ\text{C}$
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

- NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.  
 2. Strobe input voltages must be zero or positive with respect to the network ground terminal.  
 3. For operating above  $25^\circ\text{C}$  free-air temperature, derate total power linearly at the rate of  $11.0 \text{ mW}/^\circ\text{C}$ .

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Positive supply voltage, $V_{CC+}$	4.75	5	5.25	V
Negative supply voltage, $V_{CC-}$	-4.75	-5	-5.25	V
Reference voltage, $V_{ref}$	15		40	mV
High-level input voltage (strobe inputs), $V_{IH}$	2			V
Low-level input voltage (strobe inputs), $V_{IL}$			0.8	V

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC\pm} = \pm 5$  V,  
(unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_T$ Differential-input threshold voltage	$V_{ref} = 15 \text{ mV}$		10	15	20	mV
	$V_{ref} = 40 \text{ mV}$		35	40	45	
$V_{ICF}$ Common-mode input firing voltage (see Note 4)	$V_{ref} = 40 \text{ mV}$ , $V_{IS} = V_{IH}$	Common-mode input pulse: $t_r \leq 15 \text{ ns}$ , $t_f \leq 15 \text{ ns}$ , $t_w = 50 \text{ ns}$		$\pm 2.5$		V
$I_{IB}$ Differential-input bias current	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $V_{ID} = 0$	$T_A = -55^\circ\text{C}$ $T_A = 25^\circ\text{C}$ $T_A = 125^\circ\text{C}$		100	75	$\mu\text{A}$
$I_{IO}$ Differential-input offset current	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $V_{ID} = 0$			0.5		
$V_{OH}$ High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$		2.4	4		V
$V_{OL}$ Low-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}$ , $I_{OL} = 16 \text{ mA}$			0.25	0.4	V
$I_{IH}$ High-level input current (strobe inputs)	$V_{CC\pm} = \pm 5.25 \text{ V}$	$V_{IH} = 2.4 \text{ V}$ $V_{IH} = 5.25 \text{ V}$			40	$\mu\text{A}$
$I_{IL}$ Low-level input current (strobe inputs)	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$			-1	-1.6	$\text{mA}$
$I_{OS}$ Short-circuit output current	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$		-2.1	-2.6	-3.5	$\text{mA}$
$I_{CC+}$ Supply current from $V_{CC+}$	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$			25	40	$\text{mA}$
$I_{CC-}$ Supply current from $V_{CC-}$	$V_{CC\pm} = \pm 5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$		-15	-20		$\text{mA}$

<sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

# SN5524

## DUAL SENSE AMPLIFIER

**switching characteristics,  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$**



PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(D)}$	A1-A2	W	1	$C_L = 15$ pF, $C_{ext} \geq 100$ pF, $R_L = 288 \Omega$	25	40		ns
$t_{PHL(D)}$					20			
$t_{PLH(S)}$	STROBE	W	1		15	30		ns
$t_{PHL(S)}$					20			

**recovery and cycle times,  $V_{CC\pm} = \pm 5$  V,  $C_{ext} \geq 100$  pF,  $T_A = 25^\circ C$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{orD}$ Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{orC}$ Common-mode input overload recovery time (see Note 6)	Common-mode Input Pulse: $V_{IC} = \pm 2$ V, $t_r = t_f = 20$ ns	20			ns
$t_{cyc(min)}$ Minimum cycle time		200			ns

- NOTES:
- 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} \leq 1 \text{ MHz}$ .
  - The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

# SN5524 DUAL SENSE AMPLIFIER

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9

# SN5524 DUAL SENSE AMPLIFIER

## TYPICAL CHARACTERISTICS




FIGURE 10

6

### HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




FIGURE 11

### LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




FIGURE 12

**TYPICAL APPLICATIONS**

**small memory systems**

This application demonstrates an improved method of sensing data from small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN5524 sense amplifiers, see Figure 13. Standard TTL integrated circuits, driven directly from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).




FIGURE 13. SENSING SMALL MEMORY SYSTEMS



# SN55234 DUAL SENSE AMPLIFIER

D2338, DECEMBER 1986

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

## description


The SN55234 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN55234 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The strobe inputs and the outputs are compatible with standard TTL logic circuits.

The SN55234 sense amplifier is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

6

Memory Interface Circuits



NC—No internal connection

## FUNCTION TABLE

INPUTS	OUTPUT	
A	S	W
H	H	L
L	X	H
X	L	H

positive logic: W =  $\overline{AS}$

## DEFINITION OF LOGIC LEVELS

INPUT	H	L	X
A <sup>†</sup>	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

<sup>†</sup>A is a differential voltage (VID) between A1 and A2. For these circuits, VID is considered positive regardless of which terminal is positive with respect to the other.


# SN55234

## DUAL SENSE AMPLIFIER


### circuit operation

The SN55234 dual sense amplifier circuit features two completely independent sense amplifiers in a single package. Each amplifier features high fanout capability. An additional stage in the output gate provides an inverted output and internal compensation has been added. By not using a separate gate for inversion, the package count is reduced and less propagation delay is added. The need for an external roll-off capacitor is also eliminated.

### logic symbol<sup>†</sup>




### logic diagram



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### schematic



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC+}$ (see Note 1) . . . . .	7 V
Supply voltage, $V_{CC-}$ . . . . .	-7 V
Differential input voltage, $V_{ID}$ or $V_{ref}$ . . . . .	$\pm 5$ V
Voltage from any input to ground (see Note 2) . . . . .	5.5 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . .	1375 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds . . . . .	300°C

NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.  
 2. Strobe input voltages must be zero or positive with respect to the network ground terminal.  
 3. For operating above 25°C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Positive supply voltage, $V_{CC+}$		4.75	5	5.25	V
Negative supply voltage, $V_{CC-}$		-4.75	-5	-5.25	V
Reference voltage, $V_{ref}$		15		40	mV
High-level input voltage (strobe inputs), $V_{IH}$		2			V
Low-level input voltage (strobe inputs), $V_{IL}$				0.8	V

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC\pm} = \pm 5$  V,  
(unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_T$	Differential-input threshold voltage	$V_{ref} = 15$ mV		7	15	20
		$V_{ref} = 40$ mV		32	40	48
$V_{ICF}$	Common-mode input firing voltage (see Note 4)	$V_{ref} = 40$ mV, $V_{I(S)} = V_{IH}$ Common-mode input pulse: $t_r \leq 15$ ns, $t_f \leq 15$ ns, $t_w = 50$ ns			$\pm 2.5$	
			$T_A = -55^\circ C$		100	mV
$I_{IB}$	Differential-input bias current	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$	$T_A = 25^\circ C$	30	75	
			$T_A = 125^\circ C$		75	
$I_{IO}$	Differential-input offset current	$V_{CC\pm} = \pm 5.25$ V, $V_{ID} = 0$		0.5		$\mu A$
$V_{OH}$	High-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $I_{OH} = -400$ $\mu A$		2.4	4	V
$V_{OL}$	Low-level output voltage	$V_{CC\pm} = \pm 4.75$ V, $I_{OL} = 16$ mA		0.25	0.4	V
$I_{IH}$	High-level input current (strobe inputs)	$V_{CC\pm} = \pm 5.25$ V	$V_{IH} = 2.4$ V		40	$\mu A$
			$V_{IH} = 5.25$ V		1	mA
$I_{IL}$	Low-level input current (strobe inputs)	$V_{CC\pm} = \pm 5.25$ V, $V_{IL} = 0.4$ V		-1	-1.6	mA
$I_{OS}$	Short-circuit output current	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		-2.1	-2.6	-3.5
$I_{CC+}$	Supply current from $V_{CC+}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		25	40	mA
$I_{CC-}$	Supply current from $V_{CC-}$	$V_{CC\pm} = \pm 5.25$ V, $T_A = 25^\circ C$		-15	-20	mA

<sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

# SN55234

## DUAL SENSE AMPLIFIER

switching characteristics,  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$



PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH(D)}$	A1-A2	W	1	$C_L = 15 \text{ pF}$ , $R_L = 288 \Omega$	25			ns
$t_{PHL(D)}$					25	40		
$t_{PLH(S)}$	STROBE	W	1		25			ns
$t_{PHL(S)}$					15	30		

recovery and cycle times,  $V_{CC\pm} = \pm 5$  V,  $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{orD}$ Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2$ V, $t_r = t_f = 20$ ns		20		ns
$t_{orC}$ Common-mode input overload recovery time (see Note 6)	Common-mode Input Pulse: $V_{IC} = \pm 2$ V, $t_r = t_f = 20$ ns		20		ns
$t_{cyc(min)}$ Minimum cycle time		200			ns

- NOTES:
- 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $PRR \leq 1 \text{ MHz}$ .
  - The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

# SN55234 DUAL SENSE AMPLIFIER

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

TYPICAL CHARACTERISTICS

DIFFERENTIAL-INPUT BIAS CURRENT  
vs  
FREE-AIR TEMPERATURE




FIGURE 6

DIFFERENTIAL-INPUT OFFSET CURRENT  
vs  
FREE-AIR TEMPERATURE




FIGURE 7

HIGH-LEVEL INPUT CURRENT  
vs  
INPUT VOLTAGE




FIGURE 8

LOW-LEVEL INPUT CURRENT  
vs  
INPUT VOLTAGE




FIGURE 9

# SN55234 DUAL SENSE AMPLIFIER

## TYPICAL CHARACTERISTICS




FIGURE 10

6

Memory Interface Circuits

### HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




FIGURE 11

### LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





FIGURE 12

**TYPICAL APPLICATIONS**

**small memory systems**

This application demonstrates an improved method of sensing data from small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN55234 sense amplifiers, see Figure 13. Standard TTL integrated circuits, driven from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).



**FIGURE 14. SENSING SMALL MEMORY SYSTEMS**

# 6

## Memory Interface Circuits

# SN55325 MEMORY CORE DRIVER

D969, MARCH 1971—REVISED SEPTEMBER 1986

- 600-mA Output Capability
- Fast Switching Times
- Output Transient-Voltage Protection
- Dual Sink and Dual Source Outputs
- Minimum Time Skew Between Address and Output Current Rise
- 24-Volt Output Capability
- Source Base Drive Externally Adjustable
- TTL Compatibility
- Input Clamping Diodes
- Transformer Coupling Eliminated
- Reliability Increased
- Drive-Line Lengths Reduced
- Use of External Components Minimized

## description

The SN55325 monolithic integrated circuit memory driver is designed for use with magnetic memories.

The device contains two 600-milliampere source switches and two 600-milliampere sink switches. Source selection is determined by one of two logic inputs, and source turn-on is determined by the source strobe. Likewise, sink selection is determined by one of two logic inputs, and sink turn-on is determined by the sink strobe. This arrangement allows selection of one of the four switches and its subsequent turn-on with minimum time skew of the output current rise.


When  $R_{int}$  and node R are connected together, the amount of base drive available for the source-1 or source-2 output transistor is set internally by a 575-ohm resistor. This method provides adequate base drive for source currents up to 375 mA with a  $V_{CC2}$  voltage of 15 volts or 600 mA with a  $V_{CC2}$  voltage of 24 volts.

When source currents greater than 375 mA are required, it is recommended that a resistor of the appropriate value be connected between  $V_{CC2}$  and node R and  $R_{int}$  must remain open. By using this method the source base current may usually be regulated within  $\pm 5\%$ . An advantage of this method of setting the base drive is that the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher source currents for a given junction temperature.


Each sink-output collector has an internal pull-up resistor in parallel with a clamping diode connected to  $V_{CC2}$ . This arrangement provides protection from voltage surges associated with switching inductive loads.

The SN55325 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

J PACKAGE  
(TOP VIEW)



FK PACKAGE  
(TOP VIEW)




NC—No internal connection

6

Memory Interface Circuits

# SN55325 MEMORY CORE DRIVER

logic symbol†



†This symbol is in accordance with ANSI/EEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the J package.


FUNCTION TABLE

ADDRESS INPUTS				STROBE INPUTS		OUTPUTS			
SOURCE	SINK	SOURCE	SINK	SOURCE	SINK	W	X	Y	Z
A	B	C	D	S1	S2				
L	H	X	X	L	H	ON	OFF	OFF	OFF
H	L	X	X	L	H	OFF	ON	OFF	OFF
X	X	L	H	H	L	OFF	OFF	ON	OFF
X	X	H	L	H	L	OFF	OFF	OFF	ON
X	X	X	X	H	H	OFF	OFF	OFF	OFF
H	H	H	H	X	X	OFF	OFF	OFF	OFF

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VCC1 (see Note 1) .....	7 V
Supply voltage VCC2 (see Note 1) .....	25 V
Input voltage (any address or strobe input) .....	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) .....	1375 mW
Operating free-air temperature range .....	-55 to 125°C
Storage temperature range .....	-65 to 150°C
Case temperature for 10 seconds: FK package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package .....	300°C

NOTES: 1. Voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 11.0 mW/°C for both packages.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC1}$		4.5	5	5.5	V
Supply voltage, $V_{CC2}$		4.5		24	V
High-level input voltage, $V_{IH}$		2			V
Low-level input voltage, $V_{IL}$				0.8	V
Operating free-air temperature, $T_A$		-55		125	°C

**electrical characteristics over rated operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$V_{CC1} = 4.5 \text{ V}$ , $I_I = -10 \text{ mA}$ ,	$V_{CC2} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$		-1.3	-1.7	V
$I_{(off)}$	Source-collectors terminal off-state current	$V_{CC1} = 4.5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$	$T_A = -55^\circ\text{C} \text{ to } 125^\circ\text{C}$		500		$\mu\text{A}$
$V_{OH}$	High-level sink output voltage	$V_{CC1} = 4.5 \text{ V}$ , $I_O = 0$	$V_{CC2} = 24 \text{ V}$ ,	19	23		V
$V_{(sat)}$	Source outputs	$V_{CC1} = 4.5 \text{ V}$ , $V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ to $V_{CC2}$ ,	$T_A = -55^\circ\text{C} \text{ to } 125^\circ\text{C}$		0.9		V
		$I_{(\text{source})} \approx -600 \text{ mA}^{\ddagger}$ , See Note 3	$T_A = 25^\circ\text{C}$	0.43	0.7		
	Sink outputs	$V_{CC1} = 4.5 \text{ V}$ , $V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ to $V_{CC2}$ ,	$T_A = -55^\circ\text{C} \text{ to } 125^\circ\text{C}$		0.9		
		$I_{(\text{sink})} \approx 600 \text{ mA}^{\ddagger}$ , See Note 3	$T_A = 25^\circ\text{C}$	0.43	0.7		
$I_I$	Input current at maximum input voltage	Address inputs	$V_{CC1} = 5.5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$ ,		1		$\text{mA}$
		Strobe inputs	$V_I = 5.5 \text{ V}$		2		
$I_{IH}$	High-level input current	Address inputs	$V_{CC1} = 5.5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$ ,		3	40	$\mu\text{A}$
		Strobe inputs	$V_I = 2.4 \text{ V}$		6	80	
$I_{IL}$	Low-level input current	Address inputs	$V_{CC1} = 5.5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$ ,		-1	-1.6	$\text{mA}$
		Strobe inputs	$V_I = 0.4 \text{ V}$		-2	-3.2	
$I_{CC(off)}$	Supply current, all sources and sinks off	From $V_{CC1}$	$V_{CC1} = 5.5 \text{ V}$ , $T_A = 25^\circ\text{C}$		14	22	$\text{mA}$
		From $V_{CC2}$			7.5	20	
$I_{CC1}$	Supply current from $V_{CC1}$ either sink on		$V_{CC1} = 5.5 \text{ V}$ , $I_{(\text{sink})} = 50 \text{ mA}$ , $T_A = 25^\circ\text{C}$		55	70	$\text{mA}$
$I_{CC2}$	Supply current from $V_{CC2}$ , either source on		$V_{CC1} = 5.5 \text{ V}$ , $I_{(\text{source})} = -50 \text{ mA}$ , See Note 3		32	50	$\text{mA}$

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> Under these conditions, not more than one output is to be on at any one time.

NOTE 3: These parameters must be measured using pulse techniques,  $t_W = 200 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# SN55325 MEMORY CORE DRIVER

switching characteristics,  $V_{CC1} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>T</sup>	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Source collectors	$V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ , $C_L = 25 \text{ pF}$	45	50	ns	
$t_{PHL}$			45	50	ns	
$t_{TLH}$	Source outputs	$V_{CC2} = 20 \text{ V}$ , $R_L = 1 \text{ k}\Omega$ , $C_L = 25 \text{ pF}$	55			
$t_{THL}$			7			ns
$t_{PLH}$	Sink outputs	$V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ , $C_L = 25 \text{ pF}$	25	45	ns	
$t_{PHL}$			25	45	ns	
$t_{TLH}$	Sink outputs	$V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ , $C_L = 25 \text{ pF}$	10	15	ns	
$t_{THL}$			15	20	ns	
$t_s$	Sink outputs	$V_{CC2} = 15 \text{ V}$ , $R_L = 24 \Omega$ , $C_L = 25 \text{ pF}$	20	30	ns	

$t_{PLH}$  = propagation delay time, low-to-high-level output


$t_{PHL}$  = propagation delay time, high-to-low-level output

$t_{TLH}$  = transition time, low-to-high-level output

$t_{THL}$  = transition time, high-to-low-level output

$t_s$  = storage time

## schematic




Component values shown are nominal. Pin numbers shown are for the J package.

TYPICAL APPLICATION DATA

**balanced bipolar logic-line driver**

The circuit shown in Figure 1 converts standard TTL logic to bipolar logic. Bipolar logic is primarily used in transmitting data or clock pulses over long lines. This line-driver may be operated from a single 5-volt supply; however, the output drive may be increased by raising the supply voltage to the source collectors. The circuit features a three-state output that is off during the absence of data, thus not dissipating high power. It provides a balanced drive circuit giving maximum noise immunity when used with the proper line receiver. Large drive levels can be used to further increase noise immunity. The circuit is capable of driving twisted-pair lines of several thousand feet in length or low-impedance coaxial lines.



<sup>t</sup>R and C are adjusted to give the desired bipolar output pulse width.


FIGURE 1. BALANCED BIPOLAR LOGIC-LINE DRIVER

# SN55325 MEMORY CORE DRIVER

## TYPICAL APPLICATION DATA

### balanced bipolar logic-line driver

In memory-drive applications, the SN55325 can be connected in any of several ways. Typically, however, sources and sinks are arranged in pairs from which many drive-lines branch off as shown in Figure 2. Here each drive-line is served by a unique combination of two source/sink pairs so that a selection matrix is formed. To select drive-line 13, SN54154 No. 1 must be set to 3 (with mode select high), enabling source X of SN55325 No. 2 to drive lines 12 through 15, and SN54154 No. 2 must be set to 2, providing a sink at Y of SN55325 No. 4 for drive-line 13 only. Alternatively, to drive current in drive-line 13 in the opposite direction, only the mode-select voltage would be changed from high to low. The size of such a matrix is limited only by the number of drive-lines that a source/sink pair can serve. This number in turn depends on the capacitive and inductive load that each drive-line of the particular system imposes on the driver. A 256-drive-line selection matrix is shown in Figure 3. These 256 drive-lines are sufficient to serve  $(256/2)^2 = 16,384$  individual cores.




NOTE A: This optional mode-select and timing-strobe technique can be used in place of the SN5404 mode-select and SN54154 timing-strobe when minimum time skew is desired.  
 B: All diodes are IN4607.

FIGURE 2. SN55325 USED AS A MEMORY DRIVER TO SELECT ONE OF SIXTEEN DRIVE LINES

# SN55325 MEMORY CORE DRIVER

## TYPICAL APPLICATION DATA



- NOTES:**
- A. Outputs from one SN54154 decoder are connected to each SN55325 as shown in Figure 2. Source strobe and sink strobe from an SN5404 are connected to each SN55325 as shown in Figure 2.
  - B. The division of the drive-line bus into four segments reduces the capacitive load on the SN55325 driver.
  - C. All diodes are IN4607.

FIGURE 3. SN55325 SERVING 256 DRIVE LINES IN A MAGNETIC MEMORY

# SN55325 MEMORY CORE DRIVER

## TYPICAL APPLICATION DATA

### external resistor calculation

A typical magnetic-memory word-drive requirement is shown in Figure 4. A source-output transistor of one SN55325 delivers load current ( $I_L$ ). The sink-output transistor of another SN55325 sinks this current.

The value of the external pull-up resistor ( $R_{ext}$ ) for a particular memory application may be determined using the following equation:

$$R_{ext} = \frac{16 [V_{CC2(min)} - V_S - 2.2]}{I_L - 1.6 [V_{CC2(min)} - V_S - 2.9]} \quad (1)$$

where:  $R_{ext}$  is in k $\Omega$ ,

$V_{CC2(min)}$  is the lowest expected value of  $V_{CC2}$  in volts,

$V_S$  is the source output voltage in volts with respect to ground,

$I_L$  is in mA.

The power dissipated in resistor  $R_{ext}$  during the load current pulse duration is calculated using Equation 2,

$$P_{Rext} \approx \frac{I_L}{16} [V_{CC2(min)} - V_S - 2] \quad (2)$$

where:  $P_{Rext}$  is in mW.

After solving for  $R_{ext}$ , the magnitude of the source collector current ( $I_{CS}$ ) is determined from Equation 3,

$$I_{CS} \approx 0.94 I_L \quad (3)$$

where:  $I_{CS}$  is in mA.

As an example, let  $V_{CC2(min)} = 20$  V and  $V_L = 3$  V while  $I_L$  of 500 mA flows.

Using Equation 1,

$$R_{ext} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$

and from Equation 2,

$$P_{Rext} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$


The amount of the memory system current source ( $I_{CS}$ ) from Equation 3 is:

$$I_{CS} \approx 0.94 (500) \approx 470 \text{ mA}$$

In this example, the regulated source-output transistor base current through the external pull-up resistor ( $R_{ext}$ ) and the source gate is approximately 30 mA. This current and  $I_{CS}$  comprise  $I_L$ .

TYPICAL APPLICATION DATA

external resistor calculation (continued)



NOTES: A. For clarity, partial logic diagrams of two SN55325s are shown.  
B. Source and sink shown are in different packages.

FIGURE 4

# 6

## Memory Interface Circuits

# SN55326, SN55327 MEMORY CORE DRIVERS

D1496, SEPTEMBER 1973—REVISED SEPTEMBER 1986

## Common Features

- Inputs Compatible with TTL Logic Levels
- Minimum Time Skew Between Strobe and Output-Current Rise
- Compatible with High-Speed Magnetic Core Memories

## SN55326 Features

- Quad Positive-OR Sink Driver
- 600-mA Output Current Sink Capability
- 24-V Output Capability
- Output Clamp Voltage Variable to 24 V

## SN55327 Features

- Quad Positive-OR Source Driver
- 600-mA Output Source Capability
- VCC2 Voltage Variable to 24 V
- Output Capable of Swinging Between VCC2 and Ground

## description


The SN55326 and SN55327 are monolithic integrated circuit quadruple memory core drivers. These devices accept standard TTL decoder input signals and provide high-current and high-voltage output levels suitable for driving magnetic memory elements. Output transistor selection is determined by using one of the four address inputs and the common timing strobe.

The SN55326 memory core driver can sink up to 600 milliamperes and operate from a single 5-volt supply. Each driver is similar to the sink drivers of the SN55325. The four output transistors share a common base-drive resistor and it is recommended that only one of the four driver gates be selected at a time. Output-transistor base current may be increased by connecting an external resistor between Rext (pin 4) and VCC. Each output collector is protected from voltage surges during inductive switching by a clamping diode in parallel with its internal pull-up resistor. The two clamp pins may be returned to a power supply of from 4.5 volts to 24 volts.

The SN55327 memory core switch can source or sink up to 600 milliamperes and operate from two supplies; one of five volts and the other from 4.5 volts to 24 volts. Each switch is similar to the source drivers of the SN55325. They can function as either sink drivers or source drivers since the voltages at the output transistor terminals are capable of swinging between VCC2 and ground. The four output transistors share a common base-drive resistor and it is recommended that only one of the four outputs be selected at a time. An internal base-drive resistor is available on the chip and can be used by connecting Node R (pin 4) to Rint (pin 5). This resistor provides adequate base current to the output transistors for output sink currents


## SN55326 . . . J PACKAGE

(TOP VIEW)



## SN55327 . . . J PACKAGE

(TOP VIEW)



NC—No internal connection

## FUNCTION TABLE

INPUTS				OUTPUTS				
ADDRESS				STROBE				
A	B	C	D	S	W	X	Y	Z
L	H	H	H	L	ON	OFF	OFF	OFF
H	L	H	H	L	OFF	ON	OFF	OFF
H	H	L	H	L	OFF	OFF	ON	OFF
H	H	H	L	L	OFF	OFF	OFF	ON
H	H	H	H	X	OFF	OFF	OFF	OFF
X	X	X	X	H	OFF	OFF	OFF	OFF

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

6

Memory Interface Circuits


## SN55326, SN55327 MEMORY CORE DRIVERS

### description (continued)

up to 375 milliamperes with V<sub>CC2</sub> at 15 volts or 600 milliamperes with V<sub>CC2</sub> at 24 volts. Base current can be regulated to within  $\pm 5$  percent by substituting for this resistor an external resistor connected between Node R (pin 4) and V<sub>CC2</sub> with R<sub>int</sub> (pin 5) remaining open. This method is preferable in high-duty-cycle, high-power applications since the power dissipated in this resistor is outside the package. When a source current and V<sub>CC2</sub> voltage other than the above values are required, it is recommended that the base drive be supplied through an external resistor of the appropriate value calculated using Equation 1 shown in the SN55325 data sheet.

The SN55326 and SN55327 circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .



### logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN55326, SN55327 MEMORY CORE DRIVERS

## logic diagrams (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55326	SN55327	UNIT
Supply voltage, $V_{CC}$ or $V_{CC1}$ (see Note 1)	7	7	V
Supply voltage, $V_{CC2}$		25	V
Input voltage, any address or strobe	5.5	5.5	V
Output collector voltage	25	25	V
Output clamp voltage	25		V
Output collector current	750	750	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1375	1375	mW
Operating free-air temperature range	-55 to 125	-55 to 125	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	300	300	°C

NOTES: 1. Voltage values are with respect to the network ground terminal(s).  
2. For operation above 25°C free-air temperature, derate linearly at the rate of 11.0 mW/°C.

## recommended operating conditions

	SN55326			SN55327			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ or $V_{CC1}$	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, $V_{CC2}$				4.5	24		V
High-level input voltage, $V_{IH}$	2			2			V
Low-level input voltage, $V_{IL}$				0.8		0.8	V
Output collector voltage				24		24	V
Output clamp voltage, $V_{(clamp)}$	4.5	24					V
Output collector current				600		600	mA
Operating free-air temperature, $T_A$	-55	125		-55	125		°C

# SN55326

## MEMORY CORE DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>		SN55326			UNIT
			MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.5 V, T <sub>A</sub> = 25°C	I <sub>I</sub> = -10 mA,	-1	-1.7	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.5 V,	I <sub>O</sub> = 0	19	23	V
V <sub>(sat)</sub>	Saturation voltage	V <sub>CC</sub> = 4.5 V, R <sub>L</sub> = 23 Ω to V <sub>CC</sub> ,	Full range	0.9		V
		I <sub>(sink)</sub> ≈ 600 mA <sup>§</sup> , See Notes 3 and 4	T <sub>A</sub> = 25°C	0.43	0.7	
V <sub>F(clamp)</sub>	Output-clamp-diode forward voltage	V <sub>(clamp)</sub> = 0, T <sub>A</sub> = 25°C	I <sub>(clamp)</sub> = -10 mA,	1.5		V
I <sub>(clamp)</sub>	Output-clamp-current, one output on	I <sub>(sink)</sub> = 50 mA,	T <sub>A</sub> = 25°C	5	7	mA
I <sub>I</sub>	Input current at maximum input voltage	Address Strobe	V <sub>I</sub> = 5.5 V	1		mA
				4		
I <sub>IIH</sub>	High-level input current	Address Strobe	V <sub>I</sub> = 2.4 V	40		μA
				160		
I <sub>IIL</sub>	Low-level input current	Address Strobe	V <sub>I</sub> = 0.4 V	-1		mA
				-4		
I <sub>CC(off)</sub>	Supply current, all outputs off	All inputs at 5 V,	T <sub>A</sub> = 25°C	18	25	mA
I <sub>CC(on)</sub>	Supply current, one output on	I <sub>(sink)</sub> = 50 mA,	T <sub>A</sub> = 25°C	58	75	mA

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>†</sup>	TO (OUTPUT)	TEST CONDITIONS <sup>§</sup>			MIN	TYP	MAX	UNIT
		W, X, Y, or Z	V <sub>S</sub> = V <sub>(clamp)</sub> = 15 V,	R <sub>L</sub> = 24 Ω, C <sub>L</sub> = 25 pF,				
t <sub>PLH</sub>	W, X, Y, or Z	See Figure 3	V <sub>S</sub> = V <sub>(clamp)</sub> = 24 V, R <sub>L</sub> = 47 Ω, C <sub>L</sub> = 25 pF, I <sub>(sink)</sub> ≈ 500 mA, See Figure 3	C <sub>L</sub> = 25 pF, R <sub>L</sub> = 24 Ω, V <sub>S</sub> = V <sub>(clamp)</sub> = 15 V	40	50	ns	
t <sub>PHL</sub>	W, X, Y, or Z				35	50		
t <sub>TLH</sub>	W, X, Y, or Z				10	15	ns	
t <sub>THL</sub>	W, X, Y, or Z				15	20		
t <sub>s</sub>	W, X, Y, or Z				30	35	ns	
V <sub>OH</sub>	W, X, Y, or Z				V <sub>S</sub> -1		mV	

<sup>†</sup> Unless otherwise noted, V<sub>CC</sub> = 5.5 V, V<sub>(clamp)</sub> = 24 V. See Figure 1.

<sup>‡</sup> All typical values are at T<sub>A</sub> = 25°C.

<sup>§</sup> Under these conditions, not more than one output is to be on at any one time.

t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>TLH</sub> = transition time, low-to-high-level output

t<sub>THL</sub> = transition time, high-to-low-level output

t<sub>s</sub> = storage time

V<sub>OH</sub> = high-level output voltage (after switching)

NOTES: 3. These parameters must be measured using pulse techniques. t<sub>w</sub> = 200 μs, duty cycle ≤ 2%.

4. Rext is connected to V<sub>CC</sub> through a 40-Ω resistor.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN55327			UNIT
			MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.5 V, T <sub>A</sub> = 25°C	I <sub>I</sub> = -10 mA,	-1	-1.7	V
I <sub>(off)</sub>	Collectors terminal off-state current	V <sub>CC1</sub> = 4.5 V, V <sub>(col)</sub> = 24 V	Full range	500		μA
			T <sub>A</sub> = 25°C	150		
V <sub>(sat)</sub>	Saturation voltage	V <sub>CC1</sub> = 4.5 V, V <sub>O</sub> = 0, R <sub>L</sub> = 25 Ω to 15 V, I <sub>(source)</sub> ≈ -600 mA <sup>§</sup> , See Notes 3 and 5	Full range	0.9		V
			T <sub>A</sub> = 25°C	0.43	0.7	
I <sub>I</sub>	Input current at maximum input voltage	Address		1		mA
		Strobe	V <sub>I</sub> = 5.5 V	4		
I <sub>IH</sub>	High-level input current	Address		40		μA
		Strobe	V <sub>I</sub> = 2.4 V	160		
I <sub>IL</sub>	Low-level input current	Address		-1	-1.6	mA
		Strobe	V <sub>I</sub> = 0.4 V	-4	-6.4	
I <sub>CC(off)</sub>	Supply current, all outputs off	From V <sub>CC1</sub>	All inputs at 5 V,	7	10	mA
		From V <sub>CC2</sub>	T <sub>A</sub> = 25°C	13	20	
I <sub>CC(on)</sub>	Supply current, one output on	From V <sub>CC1</sub>	V <sub>(col)</sub> = 6 V, T <sub>A</sub> = 25°C,	8	12	mA
		From V <sub>CC2</sub>	I <sub>(source)</sub> = -50 mA, See Note 3	36	55	

**switching characteristics, V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER <sup>†</sup>	TO (OUTPUT)	TEST CONDITIONS <sup>§</sup>			MIN	TYP	MAX	UNIT
		V <sub>S</sub>	R <sub>L</sub>	C <sub>L</sub>				
t <sub>PLH</sub>	Collectors W, Z or X, Y	V <sub>S</sub> = V <sub>CC2</sub> = 15 V, See Figure 3 and Note 5	R <sub>L</sub> = 24 Ω,	C <sub>L</sub> = 25 pF,	35	55		ns
t <sub>PHL</sub>					30	55		
t <sub>TLH</sub>	W, X, Y, or Z	V <sub>(col)</sub> = V <sub>CC2</sub> = 20 V, See Figure 4 and Note 5	R <sub>L</sub> = 100 Ω,	C <sub>L</sub> = 25 pF,	30			ns
t <sub>THL</sub>					10			
V <sub>OH</sub>	Collectors W, Z or X, Y	V <sub>S</sub> = V <sub>CC2</sub> = 24 V, I <sub>(sink)</sub> ≈ 500 mA, See Figure 3 and Note 5	R <sub>L</sub> = 47 Ω,	C <sub>L</sub> = 25 pF,	V <sub>S</sub> -1			mV

<sup>†</sup> Unless otherwise noted, V<sub>CC1</sub> = 5.5 V, V<sub>CC2</sub> = 24 V. See Figure 2.

<sup>‡</sup> All typical values are at T<sub>A</sub> = 25°C.

<sup>§</sup> Under these conditions, not more than one output is to be on at any one time.

<sup>¶</sup> t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>TLH</sub> = transition time, low-to-high-level output

t<sub>THL</sub> = transition time, high-to-low-level output

V<sub>OH</sub> = high-level output voltage (after switching)

NOTES: 3. These parameters must be measured using pulse techniques. t<sub>w</sub> = 200 μs, duty cycle ≤ 2%.


5. A 350-Ω resistor is connected between node R (pin 4) and V<sub>CC2</sub> (pin 1) with R<sub>int</sub> (pin 5) open.

# **SN55326**

## **MEMORY CORE DRIVER**

## **schematic**

SN55326




Resistor values shown are nominal and in ohms.

**SN55327**  
**MEMORY CORE DRIVER**

schematic

SN55327



Resistor values shown are nominal and in ohms.

6

Memory Interface Circuits

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN55326, SN55327 MEMORY CORE DRIVERS

## PARAMETER MEASUREMENT INFORMATION






FIGURE 1. GENERALIZED TEST CIRCUIT FOR SN55326



NOTE A:  $R_{int}$  is connected to Node R unless otherwise noted.

FIGURE 2. GENERALIZED TEST CIRCUIT FOR SN55327


**PARAMETER MEASUREMENT INFORMATION**



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics:  $Z_{out} \approx 50 \Omega$ . For testing  $V_{OH}$  (after switching),  $t_w = 40 \mu\text{s}$ , PRR  $\leq 12.5 \text{ kHz}$ . For all other tests,  $t_w = 200 \text{ ns}$ , duty cycle  $\leq 1\%$ .

**FIGURE 3. SWITCHING TIMES**



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 200 \text{ ns}$ , duty cycle  $\leq 1\%$ .

**FIGURE 4. SWITCHING TIMES**

# 6

## Memory Interface Circuits

## **General Information**

**1**

**Alphanumeric Index  
Selection Guide**

## **Data Acquisition Circuits**

**2**

**Cross-Reference Guide  
Data Sheets**

## **Display Drivers**

**3**

**Data Sheets**

## **Line Drivers and Receivers**

**4**

**Cross-Reference Guide  
Data Sheets**

## **Peripheral Drivers/Actuators**

**5**

**Cross-Reference Guide  
Data Sheets**

## **Memory Interface Circuits**

**6**

**Data Sheets**

## **Speech Synthesis Circuits**

**7**

**Data Sheets**

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

**Ordering Instructions  
Mechanical Data  
IC Sockets**

**B**

## **Appendix C**

**Explanation of  
Logic Symbols**

**C**

# 7

## Speech Synthesis Circuits

## PRODUCT SUMMARY

This data is excerpted from the *TSP50C40A Speech Synthesizer Data Manual* intended for publication in early 1987.

- **LPC-10 Synthesizer**
- **8-Bit Microprocessor**
- **8K-Byte ROM**
- **32-Byte RAM**
- **18 Digital I/O Lines**
- **4-V to 6-V CMOS Technology for Low Power Dissipation**
- **High-Efficiency Push-Pull PWM (Pulse-Width Modulation) Digital-to-Analog Output Can Drive a Speaker Directly**
- **10- or 8-kHz Speech Sample Rate**

**description**


The TSP50C40A combines an 8-bit microprocessor, a speech synthesizer, a 32-byte RAM, and a 64K-bit ROM onto one chip.

The TSP50C40A implements an LPC-10 speech synthesis algorithm and a 10-pole lattice filter to generate speech at a low data rate. The TSP50C40A internal processor accesses speech data from an internal and an external ROM (TSP60C20), decodes the speech data, and sends the decoded data to the synthesizer at a predetermined frame data rate. The internal processor also performs interpolations to smooth the transitions between frames. The output of the synthesizer can be used to drive a small speaker directly or can be used with an external low-power filter and amplifier.

The TSP50C40A is characterized for operation from 0°C to 70°C.

N PACKAGE (TOP VIEW)	
VDD	1 28 D/A2
OSC1	2 27 D/A1
OSC2	3 26 DP7
INIT	4 25 DP6
M0	5 24 DP5
M1	6 23 DP4
ADD1	7 22 DP3
ADD2	8 21 DP2
ADD4	9 20 DP1
ADD8	10 19 DP0
ROMCLK	11 18 R/W
RDIN	12 17 ENA2
IRIT	13 16 ENA1
VSS	14 15 RDY

**functional block diagram**



**PIN FUNCTION TABLE**

PIN		I/O	DESCRIPTION
NAME	NO.		
ADD1	7	O	Address weight 1 output
ADD2	8	O	Address weight 2 output
ADD4	9	O	Address weight 4 output
ADD8	10	O	Address weight 8 output
DPO	19	I/O	Data bit 0 (LSB)
DP1	20	I/O	Data bit 1
DP2	21	I/O	Data bit 2
DP3	22	I/O	Data bit 3
DP4	23	I/O	Data bit 4
DP5	24	I/O	Data bit 5
DP6	25	I/O	Data bit 6
DP7	26	I/O	Data bit 7 (MSB)
D/A1	27	O	Noninverting digital-to-analog converter output (PWM)
D/A2	28	O	Inverting digital-to-analog converter output (PWM)
ENA1	16	I	Input/output control of data bus (DP7—DPO).
ENA2	17	I	Read mode (R/W high) ENA1: Most significant nibble of data register is sent to the data bus (DP7—DP4) while ENA1 is low. ENA2: Least significant nibble of data register is output to the data bus (DP3—DPO) while ENA2 is low. When ENA1 goes low, $\overline{IRT}$ goes high. Write mode (R/W) low ENA1: Data already set on data bus DP7—DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high. ENA2: Data already set on data bus DP3—DPO are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.
INIT	4	I	Initialize input. When low, device is initialized and goes into low-power mode.
IRT	13	O	Ready for data output. $\overline{IRT}$ goes high as data in the data register is read on data bus DP4 through DP7. $\overline{IRT}$ can also be masked programmed to act as an event counter input.
M0	5	O	ROM mode control output
M1	6	O	ROM mode control output
OSC1	2	I	Clock Input
OSC2	3	O	Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.
RDIN	12	I/O	ROM data input
RDY	15	O	Ready for data input. RDY goes high as data on data bus DPO through DP3 is written into the data register. RDY is reset to a low level by internal command.
ROMCLK	11	O	Clock output to a ROM
R/W	18	I	Read/Write input. Determines direction of data bus R/W: When high, data transfers from data register (read). R/W: When low, data transfers into data register (write).
V <sub>DD</sub>	1	I	5-volt nominal supply voltage
V <sub>SS</sub>	14	I	Substrate voltage (ground pin)

## absolute maximum ratings over free-air temperature range

Supply voltage <sup>†</sup> , V <sub>DD</sub>	.....	-0.3 V to 7 V
Input voltage, V <sub>I</sub>	.....	-0.3 V to V <sub>DD</sub> +0.3 V
Output voltage, V <sub>O</sub>	.....	-0.3 V to V <sub>DD</sub> +0.3 V
Storage temperature range	.....	-30°C to 125°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C

<sup>†</sup> Unless otherwise noted, all voltages are with respect to V<sub>SS</sub>.

## recommended operating conditions

V <sub>DD</sub>	Supply voltage	MIN	NOM	MAX	UNIT
V <sub>IH</sub>	V <sub>DD</sub> = 6 V	4	5	6	V
	V <sub>DD</sub> = 5 V	V <sub>DD</sub> -1.2	V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>DD</sub> = 4 V	V <sub>DD</sub> -0.7	V <sub>DD</sub>	V <sub>DD</sub>	
V <sub>IL</sub>	V <sub>DD</sub> = 6 V	V <sub>SS</sub>	1.2	1.2	V
	V <sub>DD</sub> = 5 V	V <sub>SS</sub>	1	1	
	V <sub>DD</sub> = 4 V	V <sub>SS</sub>	0.7	0.7	V
f <sub>osc</sub>	Oscillator frequency	2	3.6	4	MHz
T <sub>A</sub>	Operating free-air temperature	0	70	70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>OH</sub>	V <sub>DD</sub> = 5 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -2.5	V <sub>DD</sub> -0.5	V <sub>DD</sub>	V
	V <sub>DD</sub> = 5 V, I <sub>OH</sub> = 0.3 mA	V <sub>DD</sub> -0.5	V <sub>DD</sub> -0.2	V <sub>DD</sub>	
V <sub>OL</sub>	V <sub>DD</sub> = 5 V, I <sub>OL</sub> = 1.7 mA	V <sub>SS</sub>	0.3	0.4	V
	I <sub>IL</sub> = V <sub>DD</sub>	-5	5	5	μA
I <sub>OH</sub>	V <sub>IL</sub> = V <sub>SS</sub>	-5	-5	-5	
	V <sub>DD</sub> = 6 V, V <sub>OH</sub> = V <sub>DD</sub> -0.5 V	-0.35	-1.5	-1.5	mA
	V <sub>DD</sub> = 5 V, V <sub>OH</sub> = V <sub>DD</sub> -0.5 V	-0.3	-1.2	-1.2	
I <sub>OL</sub>	V <sub>DD</sub> = 4 V, V <sub>OH</sub> = V <sub>DD</sub> -0.5 V	-0.2	-0.8	-0.8	mA
	V <sub>DD</sub> = 6 V, V <sub>OL</sub> = 0.4 V	2	2.8	2.8	
	V <sub>DD</sub> = 5 V, V <sub>OL</sub> = 0.4 V	1.7	2.4	2.4	
I <sub>DD</sub>	V <sub>DD</sub> = 4 V, V <sub>OL</sub> = 0.4 V	1.2	1.8	1.8	mA
	V <sub>DD</sub> = 5 V, f <sub>osc</sub> = 3.6 MHz, All outputs open			2	

<sup>‡</sup>All typical values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C.

## PRODUCT SUMMARY

This data is excerpted from the *TSP50C50 Speech Processor Data Manual* intended for publication in early 1987.

- High-Quality Speech
- LPC12 or LPC10 Synthesis Algorithm
- 10-kHz or 8-kHz Sample Rate
- Pitch Accuracy Better Than 0.1% at 1 kHz
- Parameter Interpolation Pitch Synchronous and Asynchronous
- On-Chip A-Law D/A Converter, 13-Bit Dynamic Range
- On-Chip 6th-Order Low-Pass Filter
- Phonetic Coding and Music Capabilities
- Standard 8- or 4-Bit Microprocessor Interface
- Serial Interface to TSP60C20 Speech ROM
- Standard PCM Interface-to-Digital Network
- 4.32 MHz Crystal Oscillator
- 28-Pin Plastic/Ceramic Dual-in-Line Package
- Silicon Gate CMOS Technology
- Single 5-V Power Supply
- Low-Power Standby Mode


## description

The TSP50C50 is a silicon-gate CMOS LSI device consisting of a speech processor, speech acquisition logic, PCM interface logic, analog output circuits, and microprocessor controlled interface. These functional areas contain features and controls that produce band-limited high-quality speech and extends the capability of the TSP50C50 allowing its use with a wide range of speech products. It offers specific controls for constructive speech synthesis and musical and telecommunication network applications.

The TSP50C50 is characterized for operation from 0°C to 70°C.

J OR N PACKAGE (TOP VIEW)		
STR	1	28
CE	2	27
A1	3	26
A0	4	25
C7	5	24
C6	6	23
C5	7	22
C4	8	21
C3	9	20
C2	10	19
C1	11	18
CO	12	17
OSC-O	13	16
OSC-I	14	15

functional block diagram



PIN FUNCTION TABLE

PIN NAME	PIN NO.	I/O	DESCRIPTION
ANG	20		2.5 V analog ground. May be used to polarize an external speaker or to filter parasitic ground noise.
AS	19	O	Analog speech (filtered audio) output. Output is suitable for driving a low-power audio amplifier or a low-power speaker.
A0	4	I	
A1	3	I	Register address inputs. Used in conjunction with R/W to define the function of the registers.
BUSY	25	O	Busy output. When high, indicates that the interface is busy and a write strobe cannot be accepted.
CE	2	I	Chip enable input. When high, CE disables read and write. When low and strobe is low, CE enables read and write.
C0	12	I/O	
C1	11	I/O	
C2	10	I/O	
C3	9	I/O	
C4	8	I/O	Data input/output
C5	7	I/O	
C6	6	I/O	
C7	5	I/O	
HC	27	I	Hardware clear input. When high, disables the low-power standby mode and enables the crystal oscillator. When low, stops the crystal oscillator, sets the register address to nonoperating state, sets the INIT register to the all-high default value, and enables the low-power standby mode.
INT	26	O	Interrupt output. When low, indicates that a condition exists in the TSP50C50 that requires immediate action by the microprocessor.
OSC-0	13	O	Oscillator crystal connection
OSC-1	14	I	Oscillator crystal connection or input to TSP50C50 from external oscillator
PCK	22	I/O	Clock input/output. A free-running data-rate clock at 2.16 MHz.
PDT	23	O	Serial PCM/binary two's compliment speech data output
PST	24	I/O	Sample-rate input/output strobe (8 kHz or 10 kHz)
R/W	28	I	Read/write select input. When high, selects read status register and, when low, selects write to address register.
SRCK	15	O	720-kHz clock output
SRDT	17	I	External serial speech data input to the multiplexer
SRST	16	O	Single-bit speech data request strobe output to external speech ROM — 360 kHz maximum
STR	1	I	Strobe input. When high, disables read and write. When low and CE is low, enables read and write.
V <sub>DD</sub>	18		5-volt power supply
V <sub>SS</sub>	21		Digital ground

**TSP50C50  
SPEECH PROCESSOR**
**ADVANCE  
INFORMATION**
**absolute maximum ratings over free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{DD}$ (see Note 1) . . . . .	-0.3 V to 7 V
All input voltages (see Note 1) . . . . .	-0.3 V to $V_{DD} + 0.3$ V
All output voltages (see Note 1) . . . . .	-0.3 V to $V_{DD} + 0.3$ V
Operating free-air temperature range . . . . .	-55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds. . . . .	260°C

NOTE 1: All voltages are with respect to  $V_{SS}$ .**recommended operating conditions**

PARAMETER		MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2.8	$V_{DD}$		V
	All others	2	$V_{DD}$		
$V_{IL}$	OSC/input	$V_{SS}$	0.6		V
	All others	$V_{SS}$	0.8		
$f_{osc}$	Crystal oscillator frequency	4.32			MHz
$T_A$	Operating free-air temperature	0	70		°C

**electrical characteristics over full range of recommended operating conditions**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -400 \mu A$	$V_{DD} - 0.5$			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.6 \text{ mA}$			0.4	V
$I_I$	OSC/I input	$V_I = V_{SS} \text{ to } V_{DD}$	8	20		$\mu A$
	CO-C7 inputs		10			
	All other inputs		2			
$I_{DD}$	Supply current	$V_{DD} = 5 \text{ V}, \text{ All outputs open}, f_{osc} = 4.32 \text{ MHz}$		5		mA
$I_{DD(stby)}$	Standby current	$V_I = V_{SS} - 0.5 \text{ V to } V_{SS} + 0.5 \text{ V}$		50		$\mu A$

# TSP5110A VOICE SYNTHESIS PROCESSOR

D2976, NOVEMBER 1986

## PRODUCT SUMMARY

This data is excerpted from the *TSP5110A Voice Synthesis Processor Data Manual* intended for publication in early 1987


- LPC-10 Pitch Asynchronous Synthesis Algorithm
- On-Chip Oscillator and Clock Generation
- Direct Drive for 50- $\Omega$  Speaker
- Simple Control Interface for 4-Bit Microcomputers

### description

The TSP5110A is a PMOS Voice Synthesis Processor. Speech is synthesized by processing an externally provided variable data-rate bit stream of encoded speech data and converting the result to an audible output with an on-chip eight-bit digital-to-analog converter and push-pull amplifier. The TSP5110A outputs all control signals necessary for direct control of the TSP6100 vocabulary ROM. Control of the TSP5110A is provided by an external device (e.g., TMS1000) through four control pins and a command clock.

The TSP5110A is characterized for operation from 0°C to 70°C

### functional block diagram



7

# TSP5110A VOICE SYNTHESIS PROCESSOR

PIN FUNCTION TABLE

PIN NAME	PIN NO.	I/O	DESCRIPTION
ADD1	24	O	Address weight 1 output to TSP6100
ADD2	22	O	Address weight 2 output to TSP6100
ADD4	21	O	Address weight 4 output to TSP6100
ADD8	26	I/O	Address weight 8 output to TSP6100 or serial data input
CTL 1	25	I/O	Control output to TSP6100 or read data bus input (LSB)
CTL 2	23	I/O	Control output to TSP6100 or read data bus input
CTL 4	20	I/O	Control output to TSP6100 or read data bus input
CTL 8	27	I/O	Control output to TSP6100 or read data bus input (MSB)
CPUCLK	4	O	Clock output for CPU (320 kHz)
CS	28	I	Chip select input
M0	15	O	Transfers data to TSP6100 control input
M1	19	O	Load address to TSP6100 control input
NU	6		
NU	9		
NU	10		
NU	13		Make no external connection. Used for factory testing only
NU	16		
NU	17		
NU	18		
NU	8		
OSC	7	I	Optional oscillator input (640 kHz)
PDCLK	2	I	Processor data clock
ROMCLK	3	O	Clock to control TSP6100 ROM (160 kHz)
SPEAKER 1	11	O	Analog speech out
SPEAKER 2	12	O	Analog speech out
TEST	1		For factory testing only
V <sub>DD</sub>	5	I	-9 V nominal supply voltage
V <sub>SS</sub>	14	I	Substrate supply voltage (0 V nominal)

TSP5110A  
VOICE SYNTHESIS PROCESSOR

**absolute maximum ratings over free-air temperature range**

Supply voltage range, $V_{DD}$ (see Note 1) . . . . .	-15 V to 0.3 V
Voltage applied to any device pin . . . . .	-15 V to 0.3 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-30°C to 125°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTE 1: Voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

		MIN <sup>†</sup>	NOM	MAX <sup>†</sup>	UNIT
$V_{DD}$	Drain supply voltage	-8.3	-9	-9.7	V
$V_{SS}$	Substrate supply voltage		0		V
$V_{IH}$	High-level input voltage	-0.7	0		V
	ADD8				
	CTL 1 thru CTL 2, PDC, CS	-0.95	0		
$V_{IL}$	Low-level input voltage	$V_{DD}$	-4		V
$T_A$	Operating free-air temperature	0	70		°C

**electrical characteristics over recommended operating free-air temperature range,  $V_{DD} = -9$  V**

PARAMETER		TEST CONDITIONS	MIN <sup>†</sup>	TYP <sup>‡</sup>	MAX <sup>†</sup>	UNIT
$V_{OH}$	ROM CLK, CPU CLK, $I_0, I_1$	$I_{OH} = -100 \mu A$		-0.5		V
	ADD1 thru ADD8					
$V_{OL}$ Low-level output voltage		$I_{OL} = -400 \mu A$	-0.7	0		
$I_{IH}$ High-level input current		$V_I = 0$	$V_{DD}$	-5		V
$I_{IL}$ Low-level input current		$V_I = -12$ V		100		μA
$I_{DD}$ Supply current		All inputs and outputs open		-20	-35	mA
$P_o$ Power output to speaker		100 Ω speaker load, 50 Ω each output	30			mW

<sup>†</sup>The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in the data sheet for logic voltage levels only.

<sup>‡</sup>All typical values are at  $T_A = 25^\circ C$ .



# TSP5220C VOICE SYNTHESIS PROCESSOR

D2960, SEPTEMBER 1986

## PRODUCT SUMMARY

This data is excerpted from the *TSP5220C Voice Synthesis Processor Data Manual*  
intended for publication in early 1987


- Pitch-Excited LPC-10 Synthesis Algorithm
- Choice of 4-kHz or 5-kHz Voice Input Bandwidth
- Low Data-Rate Range . . . 1000 to 1700 bps
- On-Chip 8-Bit Digital-to-Analog Converter
- TTL-Compatible Inputs and Outputs
- Compressed Voice Data Input Through Either 8-Bit Control/Data Bus and FIFO for Controller-Supplied Speech Data or Serial Interface for Use with TSP6100 Custom-Masked Speech ROMs

### description

The TSP5220C is an LPC-10 voice synthesis function on a chip. A flexible interface structure allows a choice of storage media for the compressed model data and simple microprocessor selection of the spoken phrase or transfer of the data representing that phrase. For best performance, an external low-pass filter should be used between the TSP5220C and the audio amplifier or speaker.

The TSP5220C is characterized for operation from 0°C to 70°C.

### functional block diagram



7

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated

# TSP5220C

## VOICE SYNTHESIS PROCESSOR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Any pin with respect to V <sub>SS</sub> . . . . .	-15 V to 0.3 V
Continuous total dissipation . . . . .	600 mW
Operating free-air temperature . . . . .	0°C to 70°C
Storage temperature range . . . . .	-40°C to 125°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>SS</sub>	4.75	5	5.25	V
Supply voltage, V <sub>ref</sub>		0		V
Supply voltage, V <sub>DD</sub>	-4.75	-5	-5.25	V
High-level input voltage, V <sub>IH</sub> (see Note 1)	V <sub>SS</sub> -0.6	V <sub>SS</sub>		V
Low-level input voltage, V <sub>IL</sub> (see Note 2)	V <sub>DD</sub>	V <sub>SS</sub> -4		V
Operational frequency (controlled by external RC)	620	825		kHz
Operating free-air temperature, T <sub>A</sub>	0	70		°C

- NOTES: 1. Pull-up resistors are provided on all data and select inputs. This permits direct drive from TTL-compatible devices.  
 2. The algebraic convention, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub> High-level output voltage	D0-D7, W, R, INT	I <sub>OH</sub> = 0.4 mA	2.4	V <sub>SS</sub>	V
	ROMCLK, ADD1-ADD8, M0, M1	I <sub>OH</sub> = 100 μA	V <sub>SS</sub> -0.5	V <sub>SS</sub>	
V <sub>OL</sub> Low-level output voltage	D0-D7, W, R, INT	I <sub>OL</sub> = 1.6 mA	V <sub>ref</sub> -0.5	V <sub>ref</sub> +0.5	V
	ROMCLK, ADD1-ADD8, M0, M1	I <sub>OL</sub> = 100 μA	V <sub>SS</sub> -0.5	V <sub>SS</sub>	
I <sub>ref</sub>	Supply current from V <sub>ref</sub> (see Note 3)		-3	-5	mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub> (see Note 3)		-10	-35	mA
C <sub>i</sub>	Input capacitance, except data bus		15		pF
C <sub>o</sub>	Output capacitance, except data bus		15		pF
C <sub>L</sub>	Load capacitance, data bus		25	300	pF

<sup>†</sup>Typical values are at V<sub>SS</sub> = 5 V, V<sub>DD</sub> = -5 V, T<sub>A</sub> = 25°C.

NOTE 3: Currents out of a terminal are considered to be negative. I<sub>ref</sub> and I<sub>DD</sub> are sourced from the current into terminal V<sub>SS</sub> (I<sub>SS</sub>).

TSP5220C  
VOICE SYNTHESIS PROCESSOR

**TYPICAL APPLICATION DATA**




FIGURE 1. TSP5220C SYSTEM USING TSP6100 STORAGE FOR SPEECH DATA

7


# 7

## Speech Synthesis Circuits

## PRODUCT SUMMARY

This data is excerpted from the *TSP60C20 Read Only Memory Data Manual* intended for publication in early 1987.

- 256K-Bit ROM (Internal Organization  
16K × 16K Bits)
- On-Chip Address Register with Automatic  
Incrementing Feature
- Parallel Port (4- or 8-Bit Format, User  
Controlled)
- Address/Data/Control Compatible with  
Memory-Mapped Systems
- Serial Port for Interfacing with Speech  
Synthesizers or Other Application Requiring  
Decoding of Variable Length Codes or Data
- Standby Mode for Very Low Power  
Consumption
- On-Chip Table Lookup of Address (Indirect  
Addressing)
- TTL and MOS Compatable




NC—No internal connection

## description

The TMS60C20 is a 256K-bit ROM fabricated in CMOS technology for low operating and standby power consumption. The design is optimized for the data storage requirements of synthetic speech systems. Low cost and high density are maximized by increasing access time.

The TMS60C20 is characterized for operation from -40°C to 80°C.

functional block diagram



## PIN FUNCTIONAL DESCRIPTION

PIN NAME	NO.	I/O	DESCRIPTION
A0	7	I	
A1	8	I	Register address inputs
A2	9	I	
BUSY OUT	18	O	Busy output
BUSY IN	19	I	Busy input
BUSYWIRE	20	O	Busy output — Open drain
CS	6	I	Chip select
CO	10	I/O	
C1	11	I/O	
C2	12	I/O	
C3	13	I/O	Data input/output
C4	14	I/O	
C5	15	I/O	
C6	16	I/O	
C7	17	I/O	
HCL	3	I	Hardware clear input
MO	24	I	Command bit 0
M1	25	I	Command bit 1
MPMODE	26	I	Microprocessor mode (M1)
R/W	5	I	Read/Write input
STR	4	I	Input strobe
SRDT	21	I	Serial data input
SRDTD	22	I	Serial data input delayed
SRCK	23	I	Clock input
TEST	27	I	Test enable
V <sub>DD</sub>	1		5-V power supply
V <sub>SS</sub>	2		Ground

## absolute maximum ratings over free-air temperature range

Supply voltage, V <sub>DD</sub> (see Note 1) . . . . .	-0.3 V to 7 V
Input voltage range . . . . .	-0.3 V to V <sub>DD</sub> +0.3 V
Output voltage range . . . . .	-0.3 V to V <sub>DD</sub> +0.3 V
Operating free-air temperature range . . . . .	-40°C to 80°C
Storage temperature range . . . . .	-55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTE 1: All voltages are with respect to V<sub>SS</sub> terminal.

## recommended operating conditions

	MIN	TYP	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.5	5	5.5	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Clock frequency, f <sub>CLOCK</sub>	100	900		kHz
Operating free-air temperature, T <sub>A</sub>	-40	80		°C

TSP60C20  
READ-ONLY MEMORY

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -400 $\mu$ A	2.4	V <sub>DD</sub>	V
		I <sub>OH</sub> = -100 $\mu$ A	V <sub>DD</sub> -0.5	V <sub>DD</sub>	
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 4.5 V to 5.5 V, I <sub>OL</sub> = 1.6 mA	0.4		V
			0.2		
I <sub>CC</sub>	Supply current	Standby Operating	BUSYWIRE open, See Note 2	1	mA
C <sub>i</sub>	Input capacitance		10		pF
C <sub>o</sub>	Output capacitance		10		pF

NOTE 2: These limits apply with all inputs between 0 and 0.5 V or V<sub>DD</sub> = 0.5 V and V<sub>DD</sub>. For TTL levels, standby supply current will increase significantly in the input buffers.

## timing requirements

		MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration, strobe low	100		ns
t <sub>su1</sub>	Setup time, C7-C0 high or low before strobe↓	60		ns
t <sub>su2</sub>	Setup time, A2-A0 high or low before strobe↓	20		ns
t <sub>su3</sub>	Setup time, M1 high or low before strobe	20		ns
t <sub>su4</sub>	Setup time, R/W high before strobe↓	50		ns
t <sub>su5</sub>	Setup time, R/W low before strobe ↓	20		ns
t <sub>h1</sub>	Hold time, data valid after strobe	20		ns
t <sub>h2</sub>	Hold time, R/W high after strobe↑	20		ns
t <sub>h3</sub>	Hold time, R/W low after strobe↑	20		ns
t <sub>t</sub>	Transition time (see Note 3)	30		ns

NOTE 3: Transition time is defined from the 10% point to the 67% point for the rise time and from the 90% point to the 33% point for the fall time.

## PRODUCT SUMMARY

This data is excerpted from the *TSP6100 Customized Masked ROM Data Manual*  
intended for publication in early 1987


- 128K Bits of Serially Accessed Speech Data
- One-of-16 Chip Select Decode Plus Optional External Chip Select
- Auto Incrementing Address Counter (Presettable by TSP5220C or TSP5110A)
- Built-In Indirect Addressing Logic

### description

The TSP6100 is a 128K-bit serial-interface masked ROM that provides economical speech data storage for TSP5220C- or TSP5110A-based speech systems when production volume warrants masking. The TSP6100 is designed for direct connection to the TSP5220C or TSP5110A ROM ports and takes advantage of several special ROM setup instructions provided in these devices. No connection of the TSP6100 to the rest of the speech control system is needed.

The TSP6100 is characterized for operation from 0°C to 70°C.

### functional block diagram



PIN FUNCTION TABLE

PIN NAME	NO.	I/O	DESCRIPTION
ADD1	3	I	Address 1 input
ADD2	4	I	Address 2 input
ADD4	5	I	Address 4 input
ADD8/DATA	6	I/O	Address 8 input or serial data output
CLK	7	I	Clock input
CS	13	I	Chip Select input
M0	10	I	Mode Select 0 input
M1	11	I	Mode Select 1 input
NC	2 8 9 12 15 16 17 18 19 20 21 22 23 24 25 26 27 28		No internal connection
V <sub>DD</sub>	1		-10-V supply voltage
V <sub>SS</sub>	14		Ground

# TSP6100 CUSTOM MASKED ROM

## absolute maximum ratings over operating free-air temperature range

Voltage applied to any pin (see Note 1) . . . . .	-15 V to 0.3 V
Supply voltage range, $V_{DD}$ . . . . .	-15 V to 0.3 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-30°C to 125°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTE 1: Voltage values are with respect to  $V_{SS}$ .

## recommended operating characteristics

		MIN <sup>†</sup>	NOM	MAX	UNIT
$V_{DD}$	Drain supply voltage	-8.3	-10.5		V
$V_{SS}$	Substrate supply voltage		0		V
$V_{IH}$	High-level input voltage	-1	$V_{SS}$		V
$V_{IL}$	Low-level input voltage	$V_{DD}$	-4		V
$T_A$	Operating free-air temperature	0	70		°C

<sup>†</sup>The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in the data sheet for logic voltage levels only.

## electrical characteristics over recommended operating free-air temperature range, $V_{DD} = -10$ V

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$V_{OH}$	$I_{OH} = -100 \mu A$	-0.6			V
$V_{OL}$	$I_{OL} = 100 \mu A$			-4.2	V
$I_{IH}$	$V_{IH} = -0.6$ V			10	$\mu A$
$I_{IL}$	$V_{IL} = -4.2$ V			-10	$\mu A$
$I_O$	$V_I = V_{SS}$ to $V_{DD}$			$\pm 10$	$\mu A$
$I_{DD}$	Drain supply current			-10	mA

# 7

## Speech Synthesis Circuits

## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

## **Appendix C**

Explanation of  
Logic Symbols

**C**


A

**Derating Curves**

## POWER DISSIPATION DERATING CURVES

### plastic "small outline" packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A  
Derating Curves

## POWER DISSIPATION DERATING CURVES

### leadless ceramic chip carrier and flat packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### plastic chip-carrier packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### ceramic dual-in-line packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### ceramic packages — side-braze

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### plastic dual-in-line packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### plastic dual-in-line packages (continued)

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




A

Derating Curves

## POWER DISSIPATION DERATING CURVES

### plastic power tab packages

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.



A

Derating Curves

## **General Information**

**1**

Alphanumeric Index  
Selection Guide

## **Data Acquisition Circuits**

**2**

Cross-Reference Guide  
Data Sheets

## **Display Drivers**

**3**

Data Sheets

## **Line Drivers and Receivers**

**4**

Cross-Reference Guide  
Data Sheets

## **Peripheral Drivers/Actuators**

**5**

Cross-Reference Guide  
Data Sheets

## **Memory Interface Circuits**

**6**

Data Sheets

## **Speech Synthesis Circuits**

**7**

Data Sheets

## **Appendix A Power Derating Curves**

**A**

## **Appendix B**

Ordering Instructions  
Mechanical Data  
IC Sockets

**B**

## **Appendix C**

Explanation of  
Logic Symbols

**C**

**Mechanical Data**

**B**

## ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-correction diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

**EXAMPLE:**      TL      4066M      J      /883B

**1. Prefix**

MUST CONTAIN TWO OR THREE LETTERS

SN .....	TI Special Function or Interface Products
TL .....	TI Linear Products (excluding Interface)
TLC .....	TI Linear Silicon-Gate CMOS Products
TSP .....	Speech Products

STANDARD SECOND-SOURCE PREFIXES

ADC .....	Analog Devices	N8T .....	Signetics
AM .....	ADM	μA .....	Fairchild
DS .....	National	UCN .....	Sprague
L .....	SGS	UDN .....	Sprague
MC .....	Motorola	ULN .....	Sprague

NOTE: Due to size limitations of the 8-pin D package, some devices in this data book use abbreviated symbolization. Example: The TLC549CD becomes '549CD.

**2. Unique Circuit Designator Including Temperature Range (If not already specified by the prefix)**

MUST CONTAIN ONE TO EIGHT CHARACTERS  
(From Individual Data Sheets)

Examples:    4                                533AM  
                293                                65554  
                607M                                75ALS194

**3. Package**

MUST CONTAIN ONE OR TWO LETTERS

D, DW, FD, FH, FJ, FK, FN, J, JD, JG, KC, KH, KV, N, P, U, W  
(From Pin-Connection Diagram on Individual Data Sheet)

**4. MIL-STD-883B, Method 5004, Class B**

**OMIT/883B WHEN NOT APPLICABLE**

Circuits are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped on the most practical carrier.

(D,DW,J,JD,JG,N,P)

—Slide Magazines

—A-Channel Plastic Tubing

—Barnes Carrier

—Sectioned Cardboard Box

—Individual Cardboard Box

Chip Carriers (FD,FH,FJ,FK,FN)

—Anti-Static Plastic Tubing

Flat (U,W)

—Barnes Carrier

—Milton Ross Carrier

Power Tab (KC,KH,KV)


—Sleeves

**Mechanical Data**

**B**

**D plastic "small outline" packages**

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material dimension.  
 B. Body dimensions do not include mold flash or protrusion.  
 C. Mold flash or protrusion shall not exceed 0.15 (0.006).  
 D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.

## MECHANICAL DATA

### DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



<sup>†</sup>The 28-pin package drawing is presently classified as Advance Information.

NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material dimension.  
B. Body dimensions do not include mold flash or protrusion.  
C. Mold flash or protrusion shall not exceed 0.15 (0.006).  
D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.


## MECHANICAL DATA

### FD and FK leadless ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC standards 1, 2, and 11.

#### 44-TERMINAL FD and FK



FD AND FK PACKAGES


NO. OF TERMINALS	A MIN	A MAX	B MAX	C MIN	C MAX
20	8.69 (0.342)	9.09 (0.358)	9.09 (0.358)	1.63 (0.064)	2.03 (0.080)
28	11.23 (0.442)	11.63 (0.458)	11.63 (0.458)	1.63 (0.064)	2.03 (0.080)
44	16.26 (0.640)	16.76 (0.660)	14.22 (0.560)	1.75 (0.069)	3.05 (0.120)
52	18.78 (0.739)	19.33 (0.761)	14.22 (0.560)	2.08 (0.082)	3.05 (0.120)
68	23.83 (0.938)	24.43 (0.962)	21.89 (0.862)	2.08 (0.082)	3.05 (0.120)
84	28.83 (1.135)	29.59 (1.165)	27.05 (1.065)	2.08 (0.082)	3.05 (0.120)

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE A: The checkerboard pattern is aligned vertically with the contact pads and is symmetrical horizontally as shown; it is applicable to some 44-terminal packages only.

## FJ ceramic chip carrier package

(44-pin package used for illustration)




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

## MECHANICAL DATA


### FN plastic chip carrier package

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.

**FN PLASTIC CHIP CARRIER**  
(28-lead package used for illustration)



JEDEC OUTLINE	NO. OF TERMINALS	A	B	C	
		MIN	MAX	MIN	MAX
MO-047AA	20	9.78 (0.385)	10.03 (0.395)	8.89 (0.350)	9.04 (0.356)
MO-047AB	28	12.32 (0.485)	12.57 (0.495)	11.43 (0.450)	11.58 (0.456)
MO-047AC	44	17.40 (0.685)	17.65 (0.695)	16.51 (0.650)	16.66 (0.656)
MO-047AE	68	25.02 (0.985)	25.27 (0.995)	24.13 (0.950)	24.33 (0.956)
MO-047AF	84	30.10 (1.185)	30.35 (1.195)	29.21 (1.150)	29.41 (1.158)




All dimensions and notes for the specified JEDEC outline apply.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

- NOTES: A. Centerline of center lead on each side is within 0.10 (0.004) of package centerline as determined by dimension B.  
B. Location of each lead within 0.127 (0.005) of true position with respect to center lead on each side.  
C. The lead contact points are planar within 0.10 (0.004).

## MECHANICAL DATA


FT CERAMIC FLAT PACKAGE  
(48-LEAD FT)



<sup>†</sup>There are two versions of the 48-lead FT package that differ in the position of the index mark in the top view. In one version, the mark is near lead 3, in the other version, it is near lead 46. Consult the individual data sheet to see which applies for a particular device type.

**J ceramic dual-in-line package**

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

## MECHANICAL DATA

### J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

## **MECHANICAL DATA**

#### J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



**NOTE A:** Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

Mechanical Data


B



## MECHANICAL DATA

### J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

## MECHANICAL DATA

### JD ceramic side-brade dual-in-line packages

This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.

**JD CERAMIC—SIDE-BRAZE**



DIM \ PINS (N)	16	18	20	22	24
A' + 0.51 (+ 0.020) - 0.25 (- 0.010)	7.62 (0.300)	7.62 (0.300)	7.62 (0.300)	10.16 (0.400)	7.62 (0.300)
B (MAX)	20.57 (0.810)	23.11 (0.910)	25.65 (1.010)	27.94 (1.100)	30.86 (1.215)
C (NOM)	7.37 (0.290)	7.37 (0.290)	7.37 (0.290)	9.91 (0.390)	7.37 (0.290)

DIM \ PINS (N)	24	28	40	48	52	64
A + 0.51 (+ 0.020) - 0.25 (- 0.010)	15,24 (0,600)	15,24 (0,600)	15,24 (0,600)	15,24 (0,600)	15,24 (0,600)	22,86 (0,900)
B (MAX)	31,8 (1.250)	36,8 (1.450)	52,1 (2.050)	62,2 (2.450)	67,3 (2.650)	82,6 (3.250)
C (NOM)	15,0 (0.590)	15,0 (0.590)	15,0 (0.590)	15,0 (0.590)	15,0 (0.590)	22,6 (0.890)


ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

## MECHANICAL DATA

### JG ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and an 8-pin lead frame. The package is intended for insertion in mounting-hole rows 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering.





NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

## MECHANICAL DATA

### KC plastic package

#### 5-LEAD KC




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTES: A. Notches may or may not be present.

B. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material conditions.

## MECHANICAL DATA

### KH plastic package




NOTES: A. Notches may or may not be present.

B. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material conditions.

## MECHANICAL DATA

### KV plastic package



NOTES: A. Notches may or may not be present.


B. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material conditions.

Mechanical Data

B

## MECHANICAL DATA

### KV plastic package





NOTE A: Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material conditions.

## MECHANICAL DATA

### N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

#### 14-PIN N PLASTIC



Falls Within JEDEC TO-116 and EIA MO-001AA Dimensions

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
B. This dimension does not apply for solder-dipped leads.  
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

Mechanical Data

B


TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## MECHANICAL DATA

### N plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



## MECHANICAL DATA

### N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.



C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.

## **MECHANICAL DATA**

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

20-PIN N PLASTIC




## Mechanical Data

B

**NOTES:** A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.  
B. This dimension does not apply for solder-dipped leads.  
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.

**N plastic dual-in-line package**

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
 B. This dimension does not apply for solder-dipped leads.  
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## MECHANICAL DATA

### N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15.24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES:**
- A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## MECHANICAL DATA

### N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15.24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

40-PIN N PLASTIC



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.


B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## MECHANICAL DATA

### NE plastic dual-in-line packages


This dual-in-line package consists of a circuit mounted on a 14-pin lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. For better heat dissipation there are internal tabs connecting the three central leads on each side of the 14-pin package. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
B. This dimension does not apply for solder-dipped leads.  
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## NE plastic dual-in-line packages

This dual-in-line package consists of a circuit mounted on a 16-pin lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. For better heat dissipation there are internal tabs connecting the two central leads on each side of the 16-pin package. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
 B. This dimension does not apply for solder-dipped leads.  
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## MECHANICAL DATA

### NF plastic dual-in-line packages

This dual-in-line package consists of a circuit mounted on a 28-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 10,16 (0.400) centers. Pin spacing within the rows is 1.78 (0.070). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
B. This dimension does not apply for solder-dipped leads.  
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

**NT plastic dual-in-line package**

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

**NOTE:** For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7.62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.

**24-PIN NT PLASTIC**

**NOTES:** A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.


C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

## MECHANICAL DATA

### NW plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.




NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
B. This dimension does not apply for solder-dipped leads.  
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

**P dual-in-line plastic package**

This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (See Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.

8-PIN P PLASTIC




- NOTES: A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.  
 B. This dimension does not apply for solder-dipped leads.  
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.

## MECHANICAL DATA

### U ceramic flat package

This flat package consists of a ceramic base, ceramic cap, and lead frame. Circuit bars are alloy mounted. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.




- B**
- NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material conditions.  
B. This dimension determines a zone within which all body and lead irregularities lie.

## MECHANICAL DATA

### W ceramic flat packages

Each of these hermetically sealed flat packages consists of an electrically nonconductive ceramic base and cap and a lead frame. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.  
B. This dimension determines a zone within which all body and lead irregularities lie.  
C. Index point is provided on cap for terminal identification only.

Mechanical Data

B

## MECHANICAL DATA

### W ceramic flat packages




NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.

B. This dimension determines a zone within which all body and lead irregularities lie.

C: Index point is provided on cap for terminal identification only.

## MECHANICAL DATA


### W ceramic flat packages



- NOTES:
- Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.
  - This dimension determines a zone within which all body and lead irregularities lie.
  - Index point is provided on cap for terminal identification only.

## MECHANICAL DATA


### W ceramic flat packages



NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.  
B. This dimension determines a zone within which all body and lead irregularities lie.  
C. Index point is provided on cap for terminal identification only.  
D. End configuration of 24-pin package is at the option of TI.

## WA ceramic flat package


## 14-PIN WA CERAMIC



- NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.  
 B. This dimension determines a zone within which all body and lead irregularities lie.  
 C. Index point is provided on cap for terminal identification only.  
 D. End configuration of 24-pin package is at the option of TI.

## MECHANICAL DATA

### WC ceramic flat package



NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.  
B. This dimension determines a zone within which all body and lead irregularities lie.  
C. Index point is provided on cap for terminal identification only.

---

## INTRODUCTION

Texas Instruments has developed solutions for today's high density packaging needs. The TI facility at Attleboro, Massachusetts (one of the world's largest suppliers of multmetal systems) provides leading-edge technology which, combined with reliable, high-volume, off-the-shelf interconnection products, allows TI to quickly meet volume commercial applications.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs.

Our sockets are designed for:

- ergonomic efficiencies in assembly
- compatibility with automatic assembly equipment
- maximum performance and board density

This section of the data book provides information on the following types of IC socket products.

### PRODUCTION SOCKETS

	TYPE
Plastic Leaded Chip Carrier	PLCC
Single-in-Line Packages	SIP
Pin-Grid Arrays	PGA
Dual In-Line	DIP
Dual In-Line 0.070-in spacing	Shrink Pack
Quad In-Line	QUIP

### BURN-IN/TEST SOCKETS

	TYPE
Plastic Leaded Chip Carrier	PLCC
Pin Grid Array	PGA
Dual In-Line	DIP
Dual In-Line 0.070-in spacing	Shrink Pack
Small Outline	Flatpack
Quad	Flatpack

Specially formulated alloys give the TI contact springs:

- Low Contact Resistance
- High Contact Strength (to stand up to repetitive insertions and withdrawals)
- High normal forces, assure gas tight reliability

A full line of reliable, readily available, low-cost interconnection systems means premium performance at an economical price.

Additional information, on these and other TI products, including pricing and delivery quotations may be obtained from your nearest TI Distributor, TI Sales Representative or:

Texas Instruments Incorporated  
Connector Systems Department MS 14-3      Telephone: (617) 699-5242/5269  
Attleboro, Massachusetts 02703      TELEX: 92-7708



# IC SOCKETS

## PLASTIC LEADED CHIP CARRIER

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Recommended PCB thickness range: 0.062 in to 0.092 in

Recommended PCB hole size range: 0.032 in to 0.042 in

Vibration: 15 G

Shock: 100 G

Solderability: Per MIL-STD 202, Method 208

Insertion force: 0.59 lbs per position

Withdrawal force: 0.25 lbs per position

Normal force: 200 g min, 450 g typ

Wipe: 0.075 in min

Durability: 5 cycles min

Contact retention: 1.5 lbs min

#### Electrical

Current carrying capacity: 1 A

Insulation resistance: 5000 MΩ min

Dielectric withstand voltage: 1000 V ac rms min

Capacitance: 1.0 pF max

#### Environmental

Operating temperature:

Operating: -40°C to 85°C

Storage: -40°C to 95°C

Temperature cycling with humidity: will conform to final EIA specifications

Shelf life: 1 year min

#### MATERIALS


Body — Ryton R-4 (40% glass) U/L 94-VO rating

Contacts — CDA 510 spring temper

Contact finish — 90/10 tin (200 µin - 400 µin) over 40 µin copper


Contact factory for detailed information

### PLASTIC LEADER CHIP CARRIER CPR SERIES





### PART NUMBER SYSTEM

CPR	PH	XXX	- X - X - O	
			>Contact surface 1 — tin lead plating	
			>Contact spacing 1 — 0.050 in	
			Number of pos (044, 052, 068, 084)	
			Plated thru hole, solder tail	
			TI socket Series	
			Plastic leaded chip carrier	



Device guide barriers not shown



Pos	A	B	C
44	21.43 (0.844)	17.78 (0.700)	12.70 (0.500)
52	23.98 (0.944)	20.32 (0.800)	15.24 (0.600)
68	29.06 (1.144)	25.40 (1.000)	20.32 (0.800)
84	34.14 (1.344)	30.48 (1.200)	25.40 (1.000)

Extraction tool available, consult factory.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

### PRODUCT FEATURES

Can be loaded by top actuated insertion or press-in insertion, either manually or automatically  
High reliability due to high pressure contact point  
Open body and high stand-off design provide high efficiency in heat dissipation  
High durability up to 10,000 cycles  
Compact design

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Durability: 10,000 cycles

Operating Temperature: 180°C max

#### Electrical

Contact rating: 1.0 A per contact

Contact resistance: 30 mΩ max

Insulation resistance: 1000 MΩ min


Dielectric withstanding voltage: 500 V ac rms min

### MATERIALS

Body — ultem glass filled (U/L 94 VO)


Contact — copper alloy

Plating — overall gold plate





### PART NUMBER SYSTEM


CPJ AA33A - XXX B



### PLCC BURN-IN/TEST SOCKETS CPJ SERIES



SIZES: 18 PIN  
22 PIN



Dimensions in parentheses are inches  
Contact factory for detailed information

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS**  
**INSTRUMENTS**

34 Forest Street • Attleboro, Massachusetts 02703

# IC SOCKETS

## SINGLE-IN-LINE PACKAGE

### PERFORMANCE SPECIFICATIONS<sup>†</sup>

#### Mechanical

Vibration: MIL-STD-202

Durability: 30 cycles

Insertion force: 0g

Withdrawal force: 0g<sup>‡</sup>

Contact (normal) force: 200 g min

Contact retention force: 2 lbs per circuit min

#### Electrical

Contact rating: 1 A

Contact resistance: 30 mΩ max initial

Insulation resistance: 1000 MΩ at 500 dc

Dielectric strength: 1500 V ac rms

Capacitance: 2 pF max

<sup>†</sup>Values may vary due to test sequence and SIP module configuration

<sup>‡</sup>After module is unlocked from the receptacle

For a completed test report, please contact factory

#### Environmental

(20 mΩ max contact resistance change after all tests)

Operating and storage temperature: -40°C to 100°C

Humidity: MIL-STD 202, Method 106D, 10 days

Temperature soak: 85°C for 160 hours

Thermal Shock: 5 cycles, -40°C to 85°C per

MIL-STD 202, Method 107E

Shelf life: 12 months min

#### MATERIALS

Body — PES polyether sulfone, glass filled, black, 94 VO

Contact — Beryllium copper C17000; phosphor bronze alloy CA510


Contact finishes — Post plate min 200 μin tin/lead over min 50 μin nickel overall

Post plate min 30 μin hard gold over min 75 μin nickel overall

For additional plating options contact the factory.


### SINGLE-IN-LINE PACKAGE SOCKETS TS8 SERIES

#### DUAL ROW VERTICAL




Contact factory for detailed information

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### PART NUMBER SYSTEM




#### Series number denotes

0 — 0.100 in pitch, vertical mount

1 — 0.100 in pitch, low-profile (25°) mount

Consult factory for availability of configurations, materials, and sizes.

#### SINGLE ROW LOW PROFILE



Ckt. Size	A	B	C	D	E	F	G	H
30	96.52 (3.800)	73.66 (2.900)	82.14 (3.234)	89.28 (3.515)	80.52 (3.170)	92.71 (3.650)	2.79 (0.110)	3.86 (0.152)

**TEXAS**  
**INSTRUMENTS**

# IC SOCKETS HIGH DENSITY PIN GRID ARRAY

## PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads 0.015 in to 0.021 in diameter  
 Recommended PCB thickness range: 0.062 in to 0.092 in  
 Recommended PCB hole size range: 0.032 in to 0.042 in  
 Recommended hole grid pattern: 0.100 in  $\pm$  0.002 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A,  
 Method 2005.1 Test Condition III

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I

Durability: 5 cycles, 10 m $\Omega$  max contact resistance change per MIL-STD 1344, Method 2016

Solderability: per MIL-STD 202, Method 208

Insertion force: 3.6 oz (102 g) per pin typ using 0.018 in diameter test pin

Withdrawal force: 0.5 oz (14 g) per pin min using 0.018 in diameter test pin

### Electrical

Contact rating: 1.0 A per contact

Contact resistance: 20 m $\Omega$  max initial

Insulation resistance: 1000 M $\Omega$  at 500 V dc per MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 1000 V ac rms per MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

### Environmental

Operating temperature: -65°C to 125°C, gold; -40°C to 100°C, tin

Corrosive atmosphere: 10 m $\Omega$  max contact resistance change when exposed to 22% ammonium sulfide for 4 hours

Gas tight: 10 m $\Omega$  max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 m $\Omega$  max contact resistance change when exposed to 105°C temperature for 48 hours

Shell life: 12 months min

### MATERIALS

Body — PBT polyester U/L94-VO rating



On request, G10/FR4 or Mylar film

Outer sleeve — Machined Brass (QQ-B-626)

Inner contact — Beryllium copper (QQ-C-530) heat treated

Plating: (specified by part number)

### PIN GRID ARRAY



Inner contact — 30  $\mu$ in gold over 50  $\mu$ in nickel or 100  $\mu$ in tin/lead over 50  $\mu$ in nickel

Outer sleeve — 10  $\mu$ in gold over 50  $\mu$ in nickel or 50  $\mu$ in tin/lead over 50  $\mu$ in nickel.

### PART NUMBER SYSTEM

C	X	G	XX	-	XXX	X	X	-	X	X	
Pin Grid Array											
Pin Length											
W/W		S/T									
3-0.510 long		9-0.105/0.150									
Plating											
P/N	Sleeve	Clip									
0	Gold	Gold									
5	Tin	Gold									
Body Style and Orientation											
Contact Loading Pattern											
Number of Pins											
024 to 324											
Overall Grid Size											
5 $\times$ 5 = 05 to 18 $\times$ 18 = 18											
BODY MATERIAL											
G — Glass Filled Epoxy											
P — PBT Polyester											

TI Socket

Insulator Size	A $\pm 0.010$	B $\pm 0.005^{\dagger}$
9 $\times$ 9	(0.950) 24,13	(0.800) 20,32
10 $\times$ 10	(1.050) 26,67	(0.900) 22,86
11 $\times$ 11	(1.150) 29,21	(1.000) 25,40
12 $\times$ 12	(1.250) 31,75	(1.100) 27,94
13 $\times$ 13	(1.350) 34,29	(1.200) 30,48
14 $\times$ 14	(1.450) 36,83	(1.300) 33,02
15 $\times$ 15	(1.550) 39,37	(1.400) 35,56
16 $\times$ 16	(1.650) 41,91	(1.500) 38,10
17 $\times$ 17	(1.750) 44,45	(1.600) 40,64
18 $\times$ 18	(1.850) 46,99	(1.700) 43,18

<sup>†</sup>Noncumulative

Dimensions in parentheses are inches

Consult factory for detailed information

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS**  
**INSTRUMENTS**

34 Forest Street • Attleboro, Massachusetts 02703

Mechanical Data

B

# IC SOCKETS

## BURN-IN/TEST PIN GRID ARRAY

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads per specific IC device  
 Recommended PCB thickness range: 0.062 in to 0.092 in  
 Recommended PCB hole size range: 0.032 in to 0.042 in  
 Durability: 5000 cycles, 10 mΩ max contact resistance change per MIL-STD 1344, Method 2016  
 Solderability: per MIL-STD 202, Method 208

#### Electrical

Contact rating: 1.0 A per contact  
 Contact resistance: 20 mΩ max initial  
 Insulation resistance: 1.0 MΩ at 500 V dc per MIL-STD 1344, Method 3003.1  
 Dielectric withstanding voltage: 700 V ac rms per MIL-STD 1344, Method 3001.1  
 Capacitance: 1.0 pF max per MIL-STD 202, Method 305

#### Environmental


Operating temperature: -65°C to 170°C  
 Humidity: 10 mΩ max contact resistance change when tested per MIL-STD 202, Method 103B  
 Temperature soak; 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours  
 Shelf life: 12 months max

#### MATERIALS

Body — CZF Series: PPS (polyphenylene sulfide) glass filled U/L 94 VO rating, -65°C to 170°C  
 Contact — Beryllium copper  
 Plating:<sup>†</sup> Overall gold plate min 4 µin over min 70 µin nickel plating

<sup>†</sup>For additional plating option consult the factory.

### BURN-IN TEST PIN GRID ARRAY



Dimensions in parentheses are inches  
 Contact factory for detailed information

## IC SOCKETS DUAL-IN-LINE

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads  $0.011 \pm 0.003$  in by  $0.018 \pm 0.003$

Recommended PCB thickness range: 0.062 in to 0.092 in

Recommended PCB hole size range: 0.032 in to 0.042 in

Recommended hole grid pattern: 0.100 in  $\pm 0.003$  in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III.

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I

Durability: 5 cycles, 10 m $\Omega$  max contact resistance change per MIL-STD 1344, Method 2016

Solderability: per MIL-STD 202, Method 208

Insertion force (C7X and C86): 16 oz (454 g) per pin max

Insertion force (C50): 12 oz per pin max

Withdrawal force: (40 g) per pin min

#### Electrical

Contact rating: 1.0 A per contact

Contact resistance: 20 m $\Omega$  max initial

Insulation resistance: 1000 M $\Omega$  at 500 V dc per MIL-STD 1344, Method 3003

Dielectric withstanding voltage: 1000 V ac rms per MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

#### Environmental

Operating temperature:  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , gold;  $-40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ , tin

Corrosive atmosphere: 10 m $\Omega$  max contact resistance change when exposed to 22% ammonium sulfide for 4 hours

Gas tight: 10 m $\Omega$  max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 m $\Omega$  max contact resistance change when exposed to  $105^{\circ}\text{C}$  temperature for 48 hours

Shelf life: 12 months min

#### Materials (C7X, C50, and C86)

Body — PBT polyester U/L 94 VO rating

C7X & C50 Contacts — Outer sleeve: brass  
Clip: BECU or PHBR

Contact finish — clip 30  $\mu\text{in}$  gold over 50  $\mu\text{in}$  nickel or


Specified by — 50  $\mu\text{in}$  tin/lead over 50  $\mu\text{in}$  nickel

Part Number — sleeve 10  $\mu\text{in}$  gold over 50  $\mu\text{in}$  nickel or 50  $\mu\text{in}$  tin/lead over 50  $\mu\text{in}$  nickel


C86 Contacts — Phosphor bronze base metal

C86 Contact-finish — Tin plate 200  $\mu\text{in}$  over copper flash


### C7X SERIES — SCREW MACHINE




### C7X SERIES PART NUMBER SYSTEM



### C86 SERIES — STAMPED AND FORMED



### C86 SERIES PART NUMBER SYSTEM




**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**


34 Forest Street • Attleboro, Massachusetts 02703

# IC SOCKETS DUAL-IN-LINE


## C50—UNICON



## PART NUMBER SYSTEM



## DUAL-IN-LINE C50, C7X AND C86 SERIES




## DIPS


Positions	Dim A Max	Dim B $\pm 0.005$	Dim C Max	Dim D $\pm 0.005$	Positions	Dim A Max	Dim B $\pm 0.005$	Dim C Max	Dim D $\pm 0.005$
6	7.62 (0.300)	5.08 (0.200)	10.16 (0.400)	7.62 (0.300)	124	30.48 (1.200)	27.94 (1.100)	12.76 (0.500)	10.16 (0.400)
8	10.16 (0.400)	7.62 (0.300)	10.16 (0.400)	7.62 (0.300)	28	35.56 (1.400)	33.02 (1.300)	17.78 (0.700)	15.24 (0.600)
14	17.78 (0.700)	15.24 (0.600)	10.16 (0.400)	7.62 (0.300)	32	40.64 (1.600)	38.10 (1.500)	17.78 (0.700)	15.24 (0.600)
16	20.32 (0.800)	17.78 (0.700)	10.16 (0.400)	7.62 (0.300)	34	45.72 (1.800)	43.18 (1.700)	17.78 (0.700)	15.24 (0.600)
18	22.86 (0.900)	20.32 (0.800)	10.16 (0.400)	7.62 (0.300)	40	50.80 (2.000)	48.26 (1.900)	17.78 (0.700)	15.24 (0.600)
20	25.40 (1.000)	22.86 (0.900)	10.16 (0.400)	7.62 (0.300)	48	50.96 (2.400)	58.42 (2.300)	17.78 (0.700)	15.24 (0.600)
22	27.94 (1.100)	25.40 (1.000)	12.76 (0.500)	10.16 (0.400)	50	63.50 (2.500)	60.96 (2.400)	25.40 (1.000)	7.62 (0.900)
24	30.48 (1.200)	27.94 (1.100)	10.16 (0.700)	7.62 (0.600)	64	81.28 (3.200)	78.74 (3.100)	25.40 (1.000)	22.86 (0.900)
124	30.48 (1.200)	27.94 (1.100)	10.16 (0.400)	7.62 (0.300)					

<sup>†</sup>Nonstandard sizes  
Not all sizes available in each series

## C7X SERIES



## C86 SERIES



Dimensions in parentheses are inches  
Contact factory for detailed information

# IC SOCKETS BURN-IN/TEST DIP

## PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads 0.011 in by 0.018 in NOM  
 Recommended PCB thickness range: 0.062 in to 0.092 in  
 Recommended PCB hold size range: 0.032 in to 0.042 in  
 Durability: 10K cycles — CM Series, 5K cycles — CP/CQ  
 Solderability: per MIL-STD 202, Method 208

### Electrical

Contact rating: 1.0 A per contact  
 Contact resistance: 20 mΩ max initial  
 Insulation resistance: 1000 MΩ at 500 V dc  
 Dielectric withstanding voltage: 1000 V ac rms  
 Capacitance: 1.0 pF max per MIL-STD 202, Method 305

### Environmental

Operating temperature: -65°C to 170°C — CP/CM Series,  
 -65°C to 150°C — CQ Series

Humidity: 10 mΩ max contact resistance

Temperature Soak: 10 mΩ max contact resistance change

### MATERIALS


Body — PPS (polyphenylen sulfide) glass filled U/L 94 VO

Contacts — Higher performance copper nickel alloy


Plating:<sup>†</sup> 4 μin of gold min over 100 μin of nickel min

<sup>†</sup>For additional plating options consult the factory


## BURN-IN/TEST DIP SOCKETS




### CQ37 SERIES



### CM37 SERIES



## PART NUMBER SYSTEM



TI Socket Series

### CO37 SERIES

Number of Positions	A ± 0.01 Length	D ± 0.02	C ± 0.01 Width	B ± 0.01 Contact
14	20.32 (0.800)			
16	22.35 (0.880)	12.70	15.24	7.62
18	24.89 (0.980)	(0.500)	(0.600)	(0.300)
20	27.43 (1.080)			
24	32.51 (1.280)			
28	37.59 (1.480)	19.05	22.86	15.24
40	52.83 (2.080)	(0.750)	(0.900)	(0.600)
42	55.37 (2.180)			

### CP37 SERIES

Number of Positions	A max Length	B ± 0.02	C max Width
8	11.68 (0.460)		
14	17.78 (0.700)		
16	20.32 (0.800)		
18	22.86 (0.900)		
20	25.40 (1.000)		
24	30.48 (1.200)		
28	35.56 (1.400)	15.24	20.32
40	50.80 (2.000)	(0.600)	(0.800)

### CM37 SERIES

Number of Positions	A ± 0.016 Length	B ± 0.02	C ± 0.016 Width
28	27.18 (1.070)	10.67 (0.420)	17.20 (0.677)
40	37.85 (1.490)	16.51	23.11
42	39.62 (1.560)	(0.650)	(0.910)
54	50.29 (1.980)		
64	59.18 (2.330)	20.32 (0.800)	26.92 (1.060)

Dimensions in parentheses are inches  
 Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS**  
**INSTRUMENTS**

# IC SOCKETS


## QUAD-IN-LINE/SHRINK PACK

### PERFORMANCE SPECIFICATIONS


Insertion force: 16 oz (454 g) per pin max  
 Withdrawal force: 1.5 oz (42 g) per pin min  
 Operating temperature: -40°C to 100°C, tin  
 Accommodates IC leads 0.011 ± 0.003 in by  
 $0.018 \pm 0.003$  in  
 Contact rating: 1.0 A per contact

### MATERIALS


Body — PBT polyester U/L 94 VO rating  
 C4S & CxW Contacts — Copper alloy  
 Contact finish — Reflow tin plating, 40  $\mu$ in min



### PART NUMBER SYSTEM



### PART NUMBER SYSTEM†




†Also available in screw machine contacts


### C4S SERIES

Positions	A max Length	B Row to Row	C max Width
28	25,02 (0.985)	10,16 (0.400)	13,00 (0.512)
40	35,69 (1.405)	15,24 (0.600)	17,98 (0.708)
64	57,07 (2.247)	19,05 (0.750)	21,62 (0.851)


Dimension in parentheses are inches



### QUAD-IN-LINE (CxW SERIES)



### SHRINK PACK DIP (C4S SERIES)



### QUAD-IN-LINE (CxW SERIES)

Product Number	A Max Length	B Row to Row	C Max Row to Row
C5W64-11	41.90 (1.65)	22,90 (0.950)	19,05 (0.750)
C6W42-11	27,90 (1.10)	22,90 (0.900)	17,80 (0.700)
C6W52-11	34,30 (1.35)	22,90 (0.900)	17,80 (0.700)

Dimensions in parentheses are inches  
 Contact factory for detailed information

## PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads per specific IC device  
 Recommended PCB thickness range: 0.062 in to 0.092 in  
 Recommended PCB hole size range: 0.032 in to 0.042 in  
 Durability: 5000 cycles, 10 mΩ max contact resistance change per MIL-STD 1344, Method 2016  
 Solderability: per MIL-STD 202, Method 208

### Electrical

Contact rating: 1.0 A per contact  
 Contact resistance: 20 mΩ max initial  
 Insulation resistance: 1.0 MΩ at 500 V dc per MIL-STD 1344, Method 3003.1  
 Dielectric withstanding voltage: 700 V ac rms per MIL-STD 1344, Method 3001.1  
 Capacitance: 1.0 pF max per MIL-STD 202, Method 305

### Environmental

Operating temperature: -65°C to 170°C  
 Humidity: 10 mΩ max contact resistance change when tested per MIL-STD 202, Method 103B  
 Temperature soak: 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours  
 Shelf life: 12 months min


### MATERIALS

Body — CFP Series — PES (polyether sulfone) glass filled U/L 94 VO rating  
 Temperature: -65°C to 170°C  
 Contact — Beryllium copper  
 Plating:<sup>†</sup> Overall gold plate min 4 µin over min 70 µin nickel plating

<sup>†</sup>For additional plating option consult the factory.

Dimensional drawings available from factory.


## SMALL OUT LINE FLAT PACK (CFPH/K SERIES)



### PART NUMBER SYSTEM

C XX X - XXX - XX - 01  
 Configuration H - 14, 16, 18, 20 Positions  
 K - 24, 28 Positions  
 Style FP - Flat pack  
 TI Series socket  
 Number of positions  
 Plating 37 — overall gold plate


## QUAD FLAT PACK (CFPM SERIES)



### PART NUMBER SYSTEM

CXX X - XXX - XX - 01X  
 Variations  
 A - 1.0 mm €  
 B - 0.8 mm €  
 contact spacing  
 Number of positions  
 Configuration M - Quad pack  
 TI socket Style PF - Flat pack  
 Plating 37 — overall gold plate

## SMALL OUTLINE (J-LEADED)



### PART NUMBER SYSTEM

CSJT XXX - 37 - 02  
 Number of positions  
 TI series

### AVAILABLE SIZES

CFPH Series 14, 16, 18, 20	Flat Pack
CFPK Series 24, 28	Quad Pack
CFPM Series 64, 80	Quad Pack
CSJT Series 20, 26	Small Outline J-Leaded

Contact factory for detailed information

**For more information contact your  
local distributor or contact TI directly:**

**Texas Instruments Incorporated  
CSD Marketing, MS 14-1  
Attleboro, MA 02703**

**(617) 699-5242/5269**

<b>Field Sales Offices</b>		
<b>UNITED STATES</b> <b>California</b> Irvine 91714 17891 Cartwright Road Phone: (714) 660-8111  San Diego 92123 4333 View Ridge Ave., Suite B Phone (619) 278-9600/9603  Torrence 90502 9505 Hamilton St. Bldg. A, Suite One Phone: (213) 217-7000  <b>Georgia</b> Norcross 30092 5515 Spaulding Drive Phone: (404) 662-7861/7931  <b>Massachusetts</b> Attleboro 02703 34 Forest Street, MS 10-6/MS 14-3 Phone: (617) 699-5206/1278/5213  <b>North Carolina</b> Charlotte 28210 8 Woodlawn Green Suite 100 Phone: (704) 527-0930  <b>Texas</b> Richardson 75081 1001 E. Campbell Rd., MS 328 Phone: (214) 680-5284/5268/5267  <i>Texas Instruments provides customer assistance in varied technical areas. Since TI does not possess full access to data concerning all of the uses and applications of customers' products, responsibility is assumed by TI neither for customer product design nor for any infringement of patents or rights of others, which may result from TI assistance.</i>	<b>INTERNATIONAL</b> <b>Australia</b> Texas Instruments Australia, Ltd. P.O. Box 63 Elizabeth, South Australia 5112 Phone: 61-8-255-2066  <b>England</b> Texas Instruments, Ltd. Beffordshire House Prebend Street Bedford MK41 7PA Phone: (0234) 63211, Ext. 1  <b>France</b> Texas Instruments, Ltd. Metallurgical Materials Division 8-10 Avenue Morane Saulnier 78140 Vélizy-Villacoublay, Paris Phone: 333. 946. 9712  <b>Hong Kong</b> Texas Instruments Asia, Ltd. Asia Pacific Division 8th Floor, World Shipping Centre Harbor City 7, Canton Road Kowloon, Hong Kong Phone: 852-3-722-1223  <b>Italy</b> Texas Instruments Italia SPA Viale Europa, 40 I-20093 Cologno Monzese Milano Phone: 011-39-2-25.300.1	<b>Japan</b> Texas Instruments Japan, Ltd. 305 Tanagashira Oyama-Cho Suntoh-Gun, Shizuoka-Ken Japan 410-13 Phone: (81) 550-81211  <b>Mexico</b> Texas Instruments de Mexico, SA Av. Reforma No. 450-10 Piso Col. Juarez Delegacion: Cuauhtemoc Mexico City, D.F. Mexico 06600 Phone: 52-5-514-3583  <b>Singapore</b> Texas Instruments Asia #02-08, 12 Lorong Bakar Batu Kolam Ayer Industrial Estate Singapore 1334 Republic of Singapore Phone: 65-747-2255  <b>Taiwan</b> Texas Instruments Supply Co. Taiwan Branch Bank Tower Room 903, 205 Tun Hwa N. Road Taipei, Taiwan Phone: 886-2-713-9311  <b>West Germany</b> Texas Instruments Deutschland GMBH Metallurgical Materials Div. Rosenkavalierplatz 15 D-8000 Muenchen 81 Phone: 011-49-89-915081



## **General Information**

**1**

**Alphanumeric Index  
Selection Guide**

## **Data Acquisition Circuits**

**2**

**Cross-Reference Guide  
Data Sheets**

## **Display Drivers**

**3**

**Data Sheets**

## **Line Drivers and Receivers**

**4**

**Cross-Reference Guide  
Data Sheets**

## **Peripheral Drivers/Actuators**

**5**

**Cross-Reference Guide  
Data Sheets**

## **Memory Interface Circuits**

**6**

**Data Sheets**

## **Speech Synthesis Circuits**

**7**

**Data Sheets**

## **Appendix A Power Derating Curves**

**A**

**Appendix B Ordering Instructions  
Mechanical Data  
IC Sockets**

**B**

## **Appendix C Explanation of Logic Symbols**

**C**

## **Explanation of Logic Symbols**

**C**

# Explanation of Logic Symbols

by F.A. Mann

## Contents

<i>Section</i>		<i>Page</i>
1	Introduction	C-5
2	Symbol Composition	C-5
3	Qualifying Symbols	C-6
3.1	General Qualifying Symbols . . . . .	C-6
3.2	Qualifying Symbols for Inputs and Outputs . . . . .	C-6
3.3	Symbols Inside the Outline . . . . .	C-7
3.4	Combinations of Outlines and Internal Connections . . . . .	C-8
4	Dependency Notation	C-9
4.1	General Explanation . . . . .	C-9
4.2	G, AND . . . . .	C-10
4.3	Conventions for the Application of Dependency Notation in General . . . . .	C-11
4.4	V, OR . . . . .	C-11
4.5	N, Negate (Exclusive-OR) . . . . .	C-12
4.6	Z, Interconnection . . . . .	C-12
4.7	X, Transmission . . . . .	C-13
4.8	C, Control . . . . .	C-13
4.9	EN, Enable . . . . .	C-14
4.10	M, Mode . . . . .	C-14
5	Bistable Elements	C-16
6	Examples of Actual Device Symbols	C-17
6.1	UDN2841 High-Current Darlington Drivers . . . . .	C-17
6.2	SN75437 Quadruple Peripheral Driver . . . . .	C-17
6.3	TL607 Analog Switch with Enable . . . . .	C-18
6.4	SN75128 8-Channel Line Receiver . . . . .	C-18
6.5	SN75122 Triple Line Receivers . . . . .	C-19
6.6	DS8831 Quad Single-Ended or Dual Differential Line Drivers . . . . .	C-19
6.7	SN75113 Differential Line Drivers with Split 3-State Outputs . . . . .	C-20
6.8	SN75163B Octal General-Purpose Interface Bus Transceiver . . . . .	C-20
6.9	SN75161B Octal IEEE Std 488 Interface Bus Transceiver . . . . .	C-21
6.10	SN5520 Dual-Channel Sense Amplifier with Complementary Outputs . . . . .	C-22
6.11	SN75500E AC Plasma Display Driver with CMOS-Compatible Inputs . . . . .	C-23
6.12	SN75551 Electroluminescent Row Driver with CMOS-Compatible Inputs . . . . .	C-24

## List of Tables

<i>Table</i>		<i>Page</i>
1	General Qualifying Symbols .....	C-6
2	Qualifying Symbols for Inputs and Outputs.....	C-7
3	Symbols Inside the Outline .....	C-8
4	Symbols for Internal Connections.....	C-9
5	Summary of Dependency Notation .....	C-16

## List of Illustrations

<i>Figure</i>		<i>Page</i>
1	Symbol Composition .....	C-5
2	Common-Control Block .....	C-8
3	G Dependency Between Inputs .....	C-10
4	G Dependency Between Outputs and Inputs.....	C-10
5	G Dependency with a Dynamic Input .....	C-10
6	ORed Affecting Inputs .....	C-11
7	V (OR) Dependency .....	C-11
8	N (Negate/Exclusive-OR) Dependency .....	C-12
9	Z (Interconnection) Dependency .....	C-12
10	X (Transmission) Dependency .....	C-13
11	Analog Data Selector (Multiplexer/Demultiplexer)	C-13
12	C (Control) Dependency .....	C-14
13	EN (Enable) Dependency .....	C-14
14	M (Mode) Dependency Affecting Inputs .....	C-15
15	Type of Output Determined by Mode .....	C-15
16	Latches and Flip-Flops .....	C-16

---

If you have questions on this Explanation  
of Logic Symbols, please contact:

F.A. Mann, MS 49  
Texas Instruments Incorporated  
P.O. Box 225012  
Dallas, Texas 75265  
Telephone (214) 995-2659

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc.  
IEEE Standards Office  
345 East 47th Street  
New York, N.Y. 10017

International Electrotechnical Commission (IEC)  
publications may be purchased from:

American National Standards Institute, Inc.  
1430 Broadway  
New York, N.Y. 10018

## 1 Introduction

The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be explained in Section 4.


The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

Internationally, Working Group 2 of IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) that consolidates the original work started in the mid 1960's and published in 1972 (Publication 117-15) and the amendments and supplements that have followed. Similarly for the USA, IEEE Committee SCC 11.9 has revised the publication IEEE Std 91/ANSI Y32.14. Now numbered simply ANSI/IEEE Std 91-1984, the IEEE standard contains all of the IEC work that has been approved, and also a small amount of material still under international consideration. Texas Instruments is participating in the work of both organizations and this document introduces new logic symbols in accordance with the new standards. When changes are made as the standards develop, future editions will take those changes into account.

The following explanation of the new symbolic language is necessarily brief and greatly condensed from what the standards publications now contain. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this data book and is somewhat briefer than the explanation that appears in several of TI's data books on digital logic. However, it includes a new section (6.0) that explains several symbols for actual devices in detail. This has proven to be a powerful learning aid.

## 2 Symbol Composition

A symbol comprises an outline or a combination of outlines together with one or more qualifying symbols. The shape of the symbols is not significant. As shown in Figure 1, general qualifying symbols are used to tell exactly what logical operation is performed by the elements. Table 1 shows general qualifying symbols defined in the new standards. Input lines are placed on the left and output lines are placed on the right. When an exception is made to that convention, the direction of signal flow is indicated by an arrow as shown in Figure 9.



\*Possible positions for qualifying symbols relating to inputs and outputs

Figure 1. Symbol Composition

### 3 Qualifying Symbols

#### 3.1 General Qualifying Symbols

Table 1 shows general qualifying symbols defined by ANSI/IEEE Standard 91. These characters are placed near the top center or the geometric center of a symbol or symbol element to define the basic function of the device represented by the symbol or of the element.

X/Y is the general qualifying symbol for identifying coders, code converters, and level converters. X and Y may be used in their own right to stand for some code or either or both may be replaced by some other indication of the code or level such as BCD or TTL. As might be expected, interface circuits make frequent use of this set of qualifying symbols.

Table 1. General Qualifying Symbols

SYMBOL	DESCRIPTION
&	AND gate or function
$\geq 1$	OR gate or function. The symbol was chosen to indicate that at least one active input is needed to activate the output.
= 1	Exclusive OR. One and only one input must be active to activate the output.
1	A simple 1-input gate or element
$\triangleright$ or $\triangleleft$	A buffer or element with more than usual output capability (symbol is oriented in the direction of signal flow).
$\square$	Schmitt trigger; element with hysteresis
X/Y	Coder, code converter, level converter
The following are examples of subsets of this general class of qualifying symbol used in this book.	
BCD/7-SEG	BCD to 7-segment display driver
TTL/MOS	TTL to MOS level converter
CMOS/PLASMA DISP	Plasma-display driver with CMOS-compatible inputs
MOS/LED	Light-emitting-diode driver with MOS-compatible inputs
CMOS/VAC FLUOR DISP	Vacuum-fluorescent display driver with CMOS-compatible inputs
CMOS/EL DISP	Electroluminescent display driver with CMOS-compatible inputs
TTL/GAS DISCH DISPLAY	Gas-discharge display driver with TTL-compatible inputs
SRGm	Shift register. m = number of bits.

#### 3.2 Qualifying Symbols for Inputs and Outputs

Qualifying symbols for inputs and outputs are shown in Table 2 and many will be familiar to most users, a likely exception being the logic polarity symbol for directly indicating active-low inputs and outputs. The older logic negation indicator means that the external 0 state produces the internal 1 state. The internal 1 state means the active state. Logic negation may be used in pure logic diagrams; in order to tie the external 1 and 0 logic states to the levels H (high) and L (low), a statement of whether positive logic ( $1 = H, 0 = L$ ) or negative logic ( $1 = L, 0 = H$ ) is being used is required or must be assumed. Logic polarity indicators eliminate the need for calling out the logic convention and are used in this data book in the symbology for actual devices. The presence of the triangle polarity indicator indicates that the L logic level will produce the internal 1 state (the active state) or that, in the case of an output, the internal 1 state will produce the external L level. Note how the active direction of transition for a dynamic input is indicated in positive logic, negative logic, and with polarity indication.

When nonstandardized information is shown inside an outline, it is usually enclosed in square brackets [like these]. The square brackets are omitted when associated with a nonlogic input, which is indicated by an X superimposed on the connection line outside the symbol.

**Table 2. Qualifying Symbols for Inputs and Outputs**

	Logic negation at input. External 0 produces internal 1.
	Logic negation at output. Internal 1 produces external 0.
	Active-low input. Equivalent to  in positive logic
	Active-low output. Equivalent to  in positive logic
	Active-low input in the case of right-to-left signal flow
	Active-low output in the case of right-to-left signal flow
	Signal flow from right to left. If not otherwise indicated, signal flow is from left to right.
	Bidirectional signal flow
<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <b>POSITIVE LOGIC</b>  <p>1 → 0 not used</p> </div> <div style="text-align: center;"> <b>NEGATIVE LOGIC</b>  <p>1 → 0 not used</p> </div> <div style="text-align: center;"> <b>POLARITY INDICATION</b>  <p>H → L L → H</p> </div> </div>	
	Nonlogic connection. A label inside the symbol will usually define the nature of this pin.
	-Input for analog signals (on a digital symbol) (see Figure 11)
	# Input for digital signals (on an analog symbol) (see Figure 11)

### 3.3 Symbols Inside the Outline

Table 3 shows some symbols used inside the outline. Note particularly that open-collector (open-drain), open-emitter (open-source), and three-state outputs have distinctive symbols. Also note that an EN input affects all of the outputs of the element and has no effect on inputs. An EN input affects all the external outputs of the element in which it is placed, plus the external outputs of any elements shown to be influenced by that element. It has no effect on inputs. When an enable input affects only certain outputs, affects outputs located outside the indicated influence of the element in which the enable input is placed, and/or affects one or more inputs, a form of dependency notation will indicate this (see 4.9). The effects of the EN input on the various types of outputs are shown.

It is particularly important to note that a D input is always the data input of a storage element. At its internal 1 state, the D input sets the storage element to its 1 state, and at its internal 0 state it resets the storage element to its 0 state.

The binary grouping symbol will be explained more fully in Section 6.11. Binary-weighted inputs are arranged in order and the binary weights of the least significant and the most significant lines are indicated by numbers. In this document weights of input and output lines will be represented by powers of two usually only when the binary grouping symbol is used, otherwise decimal numbers will be used. The grouped inputs generate an internal number on which a mathematical function can be performed or that can be an identifying number for dependency notation. This number is the sum of the weights (1, 2, 4, . . . 2<sup>n</sup>) of those input standing at their 1 states. A frequent use is in addresses for memories.

Reversed in direction, the binary grouping symbol can be used with outputs. The concept is analogous to that for the inputs and the weighted outputs will indicate the internal number assumed to be developed within the circuit.

		Table 3. Symbols Inside the Outline
		Bitthreshold input (input with hysteresis)
		N-P-N open-collector or similar output that can supply a relatively low-impedance L level when not turned off. Requires external pull-up. Capable of positive-logic wired-AND connection.
		Passive-pull-up output is similar to N-P-N open-collector output but is supplemented with a built-in passive pull-up.
		N-P-N open-emitter or similar output that can supply a relatively low-impedance H level when not turned off. Requires external pull-down. Capable of positive-logic wired-OR connection.
		Passive-pull-down output is similar to N-P-N open-emitter output but is supplemented with a built-in passive pull-down.
		3-state output
		Output with more than usual output capability (symbol is oriented in the direction of signal flow).
		Enable input
		When at its internal 1-state, all outputs are enabled.
		When at its internal 0-state, open-collector, open-emitter outputs, and three-state outputs at external high-impedance state, and all other outputs (i.e., totem-poles) are at the internal 0-state.
J, K, R, S, T		Usual meanings associated with flip-flops (e.g., R = reset, T = toggle)
		Data input to a storage element equivalent to:
	m	Shift right (left) inputs, m = 1, 2, 3, etc. If m = 1, it is usually not shown.
	m	Binary grouping. m is highest power of 2. Produces a number equal to the sum of the weights of the active inputs
		Input line grouping . . . indicates two or more terminals used to implement a single logic input. e.g., differential inputs.

### 3.4 Combinations of Outlines and Internal Connections

When a circuit has one or more inputs that are common to more than one element of the circuit, the common-control block may be used. This is the only distinctively shaped outline used in the IEC system. Figure 2 shows that unless otherwise qualified by dependency notation, an input to the common-control block is an input to each of the elements below the common-control block.




Figure 2. Common-Control Block

The outlines of elements may be embedded within one another or abutted to form complex elements, in which case the following rules apply. There is no logic connection between elements when the line common to their outlines is in the direction of signal flow. There is at least one logic connection when the line common to two outlines is perpendicular to the direction of signal flow. If no indications are shown on either side of the common line, it is assumed that there is only one logic connection. If more than one internal connection exists between adjacent elements, the number of connections will be clarified by the use of one or more of the internal connection symbols from Table 4 and/or appropriate qualifying symbols or dependency notation.

**Table 4. Symbols for Internal Connections**



Internal connection. 1 state on left produces 1 state on right.



Negated internal connection. 1 state on left produces 0 state on right.



Dynamic internal connection. Transition from 0 to 1 on left produces transitory 1 state on right.



Dynamic internal connection. Transition from 1 to 0 on left produces transitory 1 state on right.

Table 4 shows symbols that are used to represent internal connection with specific characteristics. The first is a simple noninverting connection, the second is inverting, the third is dynamic. As with this symbol and an external input line, the transition from 0 to 1 on the left produces a momentary 1-state on the right. The fourth symbol is similar except that the active transition on the left is from 1 to 0.

Only logic states, not levels, exist inside symbols. The negation symbol (O) is used internally even when direct polarity indication (V) is used externally.

In an array of elements, if the same general qualifying symbol and the same qualifying symbols associated with inputs and outputs would appear inside each of the elements of the array, these qualifying symbols are usually shown only in the first element. This is done to reduce clutter and to save time in recognition. Similarly, large identical elements that are subdivided into smaller elements may each be represented by an unsubdivided outline. The SN75163B symbol (see 6.8) illustrates this principle.

## 4 Dependency Notation

Some readers will find it more to their liking to skip this section and proceed to the explanation of the symbols for a few actual devices in 6.0. Reference will be made there to various parts of this section as it is needed. If this procedure is followed, it is recommended that 5.0 be read after 6.0 and then all of 4.0 be reread.

### 4.1 General Explanation

Dependency notation is the powerful tool that sets the IEC symbols apart from previous systems and makes compact, meaningful, symbols possible. It provides the means of denoting the relationship between inputs, outputs, or inputs and outputs without actually showing all the elements and interconnections involved. The information provided by dependency notation supplements that provided by the qualifying symbols for an element's function.

In the convention for the dependency notation, use will be made of the terms "affecting" and "affected." In cases where it is not evident which inputs must be considered as being the affecting or the affected ones (e.g., if they stand in an AND relationship), the choice may be made in any convenient way.

So far, eleven types of dependency have been defined but only the eight used in this book are explained. They are listed below in the order in which they are presented and are summarized in Table 5 following 4.10.2.

Section	Dependency Type or Other Subject
4.2	G, AND
4.3	General Rules for Dependency Notation
4.4	V, OR
4.5	N, Negate (Exclusive-OR)
4.6	Z, Interconnection
4.7	X, Transmission
4.8	C, Control
4.9	EN, Enable
4.10	M, Mode

## 4.2 G (AND) Dependency

A common relationship between two signals is to have them ANDed together. This has traditionally been shown by explicitly drawing an AND gate with the signals connected to the inputs of the gate. The 1972 IEC publication and the 1973 IEEE/ANSI standard showed several ways to show this AND relationship using dependency notation. While ten other forms of dependency have since been defined, the ways to invoke AND dependency are now reduced to one.

In Figure 3 input b is ANDed with input a and the complement of b is ANDed with c. The letter G has been chosen to indicate AND relationships and is placed at input b, inside the symbol. A number considered appropriate by the symbol designer (1 has been used here) is placed after the letter G and also at each affected input. Note the bar over the 1 at input c.




Figure 3. G Dependency Between Inputs

In Figure 4, output b affects input a with an AND relationship. The lower example shows that it is the internal logic state of b, unaffected by the negation sign, that is ANDed. Figure 5 shows input a to be ANDed with a dynamic input b.




Figure 4. G Dependency Between Outputs and Inputs



Figure 5. G Dependency with a Dynamic Input

The rules for G dependency can be summarized thus:

When a  $Gm$  input or output ( $m$  is a number) stands at its internal 1 state, all inputs and outputs affected by  $Gm$  stand at their normally defined internal logic states. When the  $Gm$  input or output stands at its 0 state, all inputs and outputs affected by  $Gm$  stand at their internal 0 states.

#### 4.3 Conventions for the Application of Dependency Notation in General

The rules for applying dependency relationships in general follow the same pattern as was illustrated for G dependency.

Application of dependency notation is accomplished by:

1. Labeling the input (or output) *affecting* other inputs or outputs with the letter symbol indicating the relationship involved (e.g., G for AND) followed by an identifying number, appropriately chosen, and
2. Labeling each input or output *affected* by that affecting input (or output) with that same number.

If it is the complement of the internal logic state of the affecting input or output that does the affecting, then a bar is placed over the identifying numbers at the affected inputs or outputs (Figure 3).

If two affecting inputs or outputs have the same letter and same identifying number, they stand in an OR relationship to each other (Figure 6).




Figure 6. ORed Affecting Inputs

If the affected input or output requires a label to denote its function (e.g., "D"), this label will be *prefixed* by the identifying number of the affecting input (Figure 12).

If an input or output is affected by more than one affecting input, the identifying numbers of each of the affecting inputs will appear in the label of the affected one, separated by commas. The normal reading order of these numbers is the same as the sequence of the affecting relationships (Figure 12).

#### 4.4 V (OR) Dependency

The symbol denoting OR dependency is the letter V (Figure 7).

When a  $Vm$  input or output stands at its internal 1 state, all inputs and outputs affected by  $Vm$  stand at their internal 1 states. When the  $Vm$  input or output stands at its internal 0 state, all inputs and outputs affected by  $Vm$  stand at their normally defined internal logic states.




Figure 7. V (OR) Dependency

#### 4.5 N (Negate) (Exclusive-OR) Dependency

The symbol denoting negate dependency is the letter N (Figure 8). Each input or output affected by an  $Nm$  input or output stands in an Exclusive-OR relationship with the  $Nm$  input or output.

When an  $Nm$  input or output stands at its internal 1 state, the internal logic state of each input and each output affected by  $Nm$  is the complement of what it would otherwise be. When an  $Nm$  input or output stands at its internal 0 state, all inputs and outputs affected by  $Nm$  stand at their normally defined internal logic states.




Figure 8. N (Negate) (Exclusive-OR) Dependency

#### 4.6 Z (Interconnection) Dependency

The symbol denoting interconnection dependency is the letter Z.

Interconnection dependency is used to indicate the existence of internal logic connections between inputs, outputs, internal inputs, and/or internal outputs.

The internal logic state of an input or output affected by a  $Zm$  input or output will be the same as the internal logic state of the  $Zm$  input or output, unless modified by additional dependency notation (Figure 9).




Figure 9. Z (Interconnection) Dependency

#### 4.7 X (Transmission) Dependency

The symbol denoting transmission dependency is the letter X.

Transmission dependency is used to indicate controlled bidirectional connections between affected input/output ports (Figure 10).

When an  $Xm$  input or output stands at its internal 1 state, all input-output ports affected by this  $Xm$  input or output are bidirectionally connected together and stand at the same internal logic state or analog signal level. When an  $Xm$  input or output stands at its internal 0 state, the connection associated with this set of dependency notation does not exist.




Figure 10. X (Transmission) Dependency

Although the transmission paths represented by X dependency are inherently bidirectional, use is not always made of this property. This is analogous to a piece of wire, which may be constrained to carry current in only one direction. If this is the case in a particular application, then the directional arrows shown in Figures 10 and 11 would be omitted.




Figure 11. Analog Data Selector (Multiplexer/Demultiplexer)

#### 4.8 C (Control) Dependency

The symbol denoting control dependency is the letter C.

Control inputs are usually used to enable or disable the data (D, J, K, R, or S) inputs of storage elements. They may take on their internal 1 states (be active) either statically or dynamically. In the latter case the dynamic input symbol is used as shown in the second example of Figure 12.

When a  $Cm$  input or output stands at its internal 1 state, the inputs affected by  $Cm$  have their normally defined effect on the function of the element, i.e., these inputs are enabled. When a  $Cm$  input or output stands at its internal 0 state, the inputs affected by  $Cm$  are disabled and have no effect on the function of the element.




Figure 12. C (Control) Dependency

#### 4.9 EN (Enable) Dependency

The symbol denoting enable dependency is the combination of letters EN.

An EN $m$  input has the same effect on outputs as an EN input, see 3.3, but it affects only those outputs labeled with the identifying number  $m$ . It also affects those inputs labeled with the identifying number  $m$ . By contrast, an EN input affects all outputs and no inputs. The effect of an EN $m$  input on an affected input is identical to that of a C $m$  input (Figure 13).




Figure 13. EN (Enable) Dependency

When an EN $m$  input stands at its internal 1 state, the inputs affected by EN $m$  have their normally defined effect on the function of the element and the outputs affected by this input stand at their normally defined internal logic states, i.e., these inputs and outputs are enabled.

When an EN $m$  input stands at its internal 0 state, the inputs affected by EN $m$  are disabled and have no effect on the function of the element, and the outputs affected by EN $m$  are also disabled. Open-collector outputs are turned off, three-state outputs stand at their high-impedance state, and all other outputs (e.g., totem-pole outputs) stand at their internal 0 states.

#### 4.10 M (MODE) Dependency

The symbol denoting mode dependency is the letter M.

Mode dependency is used to indicate that the effects of particular inputs and outputs of an element depend on the mode in which the element is operating.


If an input or output has the same effect in different modes of operation, the identifying numbers of the relevant affecting M $m$  inputs will appear in the label of that affected input or output between parentheses and separated by solidi, e.g., (1/2)CT=0 ≡ 1CT=0/2CT=0 where 1 and 2 refer to M1 and M2.

#### 4.10.1 M Dependency Affecting Inputs

M dependency affects inputs the same as C dependency. When an  $Mm$  input or  $Mm$  output stands at its internal 1 state, the inputs affected by this  $Mm$  input or  $Mm$  output have their normally defined effect on the function of the element, i.e., the inputs are enabled.

When an  $Mm$  input or  $Mm$  output stands at its internal 0 state, the inputs affected by this  $Mm$  input or  $Mm$  output have no effect on the function of the element. When an affected input has several sets of labels separated by solidi (e.g.,  $C4/2 \rightarrow 3+$ ), any set in which the identifying number of the  $Mm$  input or  $Mm$  output appears has no effect and is to be ignored. This represents disabling of some of the functions of a multifunction input.

The circuit in Figure 14 has two inputs, b and c, that control which one of four modes (0, 1, 2, or 3) will exist at any time. Inputs d, e, and f are D inputs subject to dynamic control (clocking) by the a input. The numbers 1 and 2 are in the series chosen to indicate the modes so inputs e and f are only enabled in mode 1 (for parallel loading) and input d is only enabled in mode 2 (for serial loading). Note that input a has three functions. It is the clock for entering data. In mode 2, it causes right shifting of data, which means a shift away from the control block. In mode 3, it causes the contents of the register to be incremented by one count.



Note that all operations are synchronous.

In MODE 0 ( $b = 0, c = 0$ ), the outputs remain at their existing states as none of the inputs has an effect.

In MODE 1 ( $b = 1, c = 0$ ), parallel loading takes place thru inputs e and f.

In MODE 2 ( $b = 0, c = 1$ ), shifting down and serial loading thru input d take place.

In MODE 3 ( $b = c = 1$ ), counting up by increment of 1 per clock pulse takes place.

Figure 14. M (Mode) Dependency Affecting Inputs

#### 4.10.2 M Dependency Affecting Outputs

When an  $Mm$  input or  $Mm$  output stands at its internal 1 state, the affected outputs stand at their normally defined internal logic states, i.e., the outputs are enabled.

When an  $Mm$  input or  $Mm$  output stands at its internal 0 state, at each affected output any set of labels containing the identifying number of that  $Mm$  input or  $Mm$  output has no effect and is to be ignored. When an output has several different sets of labels separated by solidi (e.g.,  $2,4/3,5$ ), only those sets in which the identifying number of this  $Mm$  input or  $Mm$  output appears are to be ignored.

Figure 15 shows a symbol for a device whose output can behave like either a 3-state output or an open-collector output depending on the signal applied to input a. Mode 1 exists when input a stands at its internal 1 state and, in that case, the three-state symbol applies and the open-element symbol has no effect. When  $a = 0$ , mode 1 does not exist so the three-state symbol has no effect and the open-element symbol applies.




Figure 15. Type of Output Determined by Mode

Table 5. Summary of Dependency Notation

TYPE OF DEPENDENCY	LETTER SYMBOL*	AFFECTING INPUT AT ITS 1-STATE	AFFECTING INPUT AT ITS 0-STATE
Control	C	Permits action	Prevents action
Enable	EN	Permits action	Prevents action of inputs ◊ outputs turned off ▽ outputs at external high impedance Other outputs at internal 0 state
AND	G	Permits action	Imposes 0 state
Mode	M	Permits action (mode selected)	Prevents action (mode not selected)
Negate (Ex-NOR)	N	Complements state	No effect
OR	V	Imposes 1 state	Permits action
Transmission	X	Bidirectional connection exists	Bidirectional connection does not exist
Interconnection	Z	Imposes 1 state	Imposes 0 state

\* These letter symbols appear at the AFFECTING input (or output) and are followed by a number. Each input (or output) AFFECTED by that input is labeled with that same number.

## 5 Bistable Elements

The dynamic input symbol and dependency notation provide the tools to identify different types of bistable elements and make synchronous and asynchronous inputs easily recognizable (Figure 16).




Figure 16. Latches and Flip-Flops


Transparent latches have a level-operated control input. The D input is active as long as the C input is at its internal 1 state. The outputs respond immediately. Edge-triggered elements accept data from D, J, K, R, or S inputs on the active transition of C.

Notice that synchronous inputs can be readily recognized by their dependency labels (a number preceding the functional label, 1D in these examples) compared to the asynchronous inputs (S and R), which are not dependent on the C inputs. Of course if the set and reset inputs were dependent on the C inputs, their labels would be similarly modified (e.g., 1S, 1R).

## 6 Examples of Actual Device Symbols

The symbols explained in this section include some of the most complex in this book. These were chosen, not to discourage the reader, but to illustrate the amount of information that can be conveyed. It is likely that if one reads these explanations and follows them reasonably well, most of the other symbols will seem simple indeed. The explanations are intended to be independent of each other so they may seem somewhat repetitious. However each illustrates new principles. They are arranged more or less in the order of complexity.


### 6.1 UDN2841 High-Current Darlington Drivers



There are four identical sections. The emitters of the output transistors of the elements numbered 1 and 3 are connected together and share pins 4, 5, 12, and 13. The triangular qualifying symbol (▷) indicates amplification, the principal function of the device.

An extension of symbology used for analog devices has been used to show the output transistors. The emitter and collector terminals are lined up with the terminals to which they are connected.

### 6.2 SN75437 Quadruple Peripheral Driver




There are four identical sections. The symbology is complete for the first element; the absence of any symbology for the other elements indicates they are identical. The top two elements share a common output clamp, pin 2. This is shown to be a nonlogic connection by the superimposed X on the line. The function for this type of connection is indicated briefly and not necessarily exactly by a small amount of text within the symbol. The bottom two elements likewise share a common clamp.

Each element is shown to be an inverter with amplification (indicated by ▷). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The latter applies in this case. The output is shown by Ω to be open collector.


All the outputs share a common EN input, pin 14. See Figure 2 for an explanation of the common control block. When EN = 0 (pin 14 is low), the outputs, being open-collector types, are turned off and would be pulled high by an external pullup resistor.

### 6.3 TL607 Analog Switch with Enable



by affecting input number 3, which is G3. This is coincidentally pin number 3. This means that both the active-high branch of pin 2 (X1) and the active-low branch (X2) are ANDed with pin 3. See 4.2 for an explanation of G (AND) dependency. If pin 3 is low, both X1 and X2 will be at the 0-state and both switches will be off. If pin 3 is high and pin 2 is high, X1 will be at the 1-state, X2 will be at the 0-state, and only the switch between pins 4 and 6 will be on. If pin 3 is high and pin 2 is low, X1 will be at the 0-state, X2 will be at the 1-state, and only the switch between pins 4 and 7 will be on.

### 6.4 SN75128 8-Channel Line Receiver



The top four outputs are shown to be affected by affecting input number 1, which is EN1, meaning they will be enabled if EN1 = 1 (pin 1 is high). See 4.9 for an explanation of EN dependency. If pin 1 is low, EN1 = 0 and the affected outputs will go to their inactive (high) levels. Similarly, the lower four outputs are controlled by pin 11.

This device is basically two single-pole, single-throw (SPST) switches connected between pins 4 and 6 and pins 4 and 7. This is indicated using X (Transmission) dependency, which is explained in 4.7. When the internal input X2 stands at its 1-state, a bilateral connection exists between those points affected by X2: pins 4 and 7. The 1 at pins 4 and 6 means they are affected by X1; X1 must stand at the 1-state to establish a connection between them.


The numeral 3 in front of X1 and X2 indicates that both of these internal inputs are themselves affected

by pin number 3. This means that both the active-high branch of pin 2 (X1) and the active-low branch (X2) are ANDed with pin 3. See 4.2 for an explanation of G (AND) dependency. If pin 3 is low, both X1 and X2 will be at the 0-state and both switches will be off. If pin 3 is high and pin 2 is high, X1 will be at the 1-state, X2 will be at the 0-state, and only the switch between pins 4 and 6 will be on. If pin 3 is high and pin 2 is low, X1 will be at the 0-state, X2 will be at the 1-state, and only the switch between pins 4 and 7 will be on.

There are eight identical sections. The symbology is complete for the first element; the absence of any symbology for the next three elements indicates they are identical. Likewise the symbology is complete for the fifth element; the absence of any symbology for the next three elements indicates they are identical to the fifth.

Each element is shown to be an inverter with amplification (indicated by  $\triangleright$ ). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The former applies in this case. Since neither the symbol for open-collector ( $\triangleleft$ ) or 3-state ( $\nabla$ ) outputs is shown, the outputs are of the totem-pole type.

## 6.5 SN75122 Triple Line Receivers




There are two identical sections. The symbology is complete for the first section; the absence of any symbology for the next section indicates it is identical. Likewise the symbology is complete for the third section, which is similar, but not identical, to the first and second.

The top section may be considered to be an OR element ( $\geq 1$ ) with two embedded ANDs (&), one of which has an active-low amplified input ( $\Delta$ ) with hysteresis ( $\square$ ), pin 14. This is ANDed with pin 15 and the result is ORed with the AND of pins 1 and 2. The output of the OR, pin 13, is active-low.

The third section is identical to the first except that pin 12 has no input ANDed with it. Since neither the symbol for open-collector ( $\Delta$ ) or 3-state ( $\nabla$ ) outputs is shown, the outputs are of the totem-pole type.

## 6.6 DS8831 Quad Single-Ended or Dual Differential Line Drivers




There are four similar elements in the array. Each element is shown to be noninverting with amplification (indicated by  $\Delta$ ). Taking TTL as a reference, this means that either the input is sensitive to lower level signals or the output has greater drive capability than usual. The latter applies in this case. The outputs are shown by  $\nabla$  to be of the 3-state type.

The top two outputs are shown to be affected by affecting input number 2, which is EN2, meaning they will be enabled if EN2 = 1. See 4.9 for an explanation of EN dependency. If EN2 = 0, the affected outputs will go to their high-impedance (off) states. EN2 is the output of an AND gate (indicated by &) whose active-low inputs are pins 1 and 2. Both pins 1 and 2 must be low to enable pins 3 and 5. Likewise both pins 14 and 15 must be low to enable pins 11 and 13 through EN3.

Input pins 6 and 10 are shown to be affected by affecting input number 1, which is N1, meaning they will be negated if N1 = 1. See 4.5 for an explanation of N (negate or exclusive-OR) dependency. If N1 = 0, the input signals are not negated. N1 is the output of an OR gate (indicated by  $\geq 1$ ) whose active-high inputs are pins 7 and 9. Thus if either of these pins are high, then the second and third elements become inverters.

## 6.7 SN75113 Differential Line Drivers with Split 3-State Outputs




There are two similar elements in the array. The first is a 2-input AND element (indicated by  $\&$ ); the second has only a single input. Both elements are shown to have special amplification (indicated by  $\triangleright$ ). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The latter applies in this case.

Each element has four outputs. Pins 4 and 3 are a pair consisting of one open-emitter output ( $\overline{\Delta}$ ) and one open-collector output ( $\Delta$ ). Relative to the AND function, both are active high. Pins 1 and 2 are a similar pair but relative to the AND function, both are active low. All outputs of a single, unsubdivided element always have identical internal logic states determined by the function of the element except when otherwise indicated by an associated symbol or label inside the element. Here there is no such contrary indication. All four outputs are shown to be affected by affecting input number 1, which is EN1,

meaning they will all be enabled if EN1 = 1. See 4.9 for an explanation of EN dependency. If EN1 = 0, all the affected outputs will be turned off. EN1 is the output of an AND gate (indicated by  $\&$ ) whose active-high inputs are pins 7 and 9. Both pins 7 and 9 must be high to enable the outputs of the top element. Assuming they are enabled and that pins 5 and 6 are both high, the internal state of all four outputs will be a 1. Pins 4 and 3 will both be high, pins 1 and 2 will both be low. The part is designed so that pins 3 and 4 may be connected together creating an active-high 3-state output. Likewise pins 1 and 2 may be connected together to create an active-low 3-state output.

All that has been said about the first element regarding its outputs and their enable inputs also applies to the second element. Pins 9 and 10 are the enable inputs in this case.

## 6.8 SN75163B Octal General-Purpose Interface Bus Transceiver




There are eight I/O ports on each side, pins 2 through 9 and 12 through 19. There are eight identical channels. The symbology is complete for the first channel; the absence of any symbology for the other channels indicates they are identical. The eight bidirectional channels each have amplification from left to right, that is, the outputs on the right have increased drive capability (indicated by  $\triangleright$ ), and the inputs on the right all have hysteresis (indicated by  $\square$ ).

The outputs on the left are shown to be 3-state outputs by the  $\nabla$ . They are also shown to be affected by affecting input number 4, which is EN4, meaning they will be enabled if EN4 = 1 (pin 1 is low). See 4.9 for an explanation of EN dependency. If EN4 = 0 (pin 1 is high), the affected outputs will go to their high-impedance (off) states.

The labeling at pin 2, which applies to all the outputs on the right, is unusual because the outputs themselves have an unusual feature. The label includes both the symbol for a 3-state output ( $\nabla$ ) and for an open-collector output ( $\Delta$ ), separated by a slash indicating that these are alternatives.

The symbol for the 3-state output is shown to be affected by affecting input number 1, which is M1, meaning the  $\nabla$  label is valid when M1 = 1 (pin 11 is high), but is to be ignored when M1 = 0 (pin 11 is low). See 4.10 for an explanation of M (mode) dependency. Likewise the symbol for the open-collector output is shown to be affected by affecting input number 2, which is M2, meaning the  $\triangleleft$  label is valid when M2 = 1 (pin 11 is low), but is to be ignored when M2 = 0 (pin 11 is high). These labels are enclosed in parentheses (used as in algebra); the numeral 3 indicates that in either case the output is affected by EN3. Thus the right-hand outputs will be off if pin 1 is low. It can now be seen that pin 1 is the direction control and pin 11 is used to determine whether the outputs are of the 3-state or open-collector variety.

## 6.9 SN75161B Octal IEEE Std 488 Interface Bus Transceiver



will be in its high-impedance (off) state. This also applies to the 3-state outputs at pins 13 and 19 and to the passive-pullup output at pin 9. On the other hand, the outputs at pins 8, 2, 3, and 12 all are affected by the complement of EN1. This is indicated by the bar over the 1 at each of those outputs. They are enabled only when pin 11 is low. Thus one function of pin 11 is to serve as direction control for the first, third, fourth, and fifth channels.

Similarly it can be seen that pin 1 serves as direction control for the sixth, seventh, and eighth channels. If pin 1 is high, transmission will be from left to right in the sixth channel, right to left in the seventh and eighth. These transmissions are reversed if pin 1 is low.


The direction control for the second channel, EN3, is more complex. EN3 is the output of an OR ( $\geq 1$ ) function. One of the inputs to this OR is the active-high signal on pin 13. This signal is shown to be affected at the input to the OR gate by affecting input number 5, which is G5, meaning that pin 13 is ANDed with pin 1 before entering the OR gate. See 4.2 for an explanation of G (AND) dependency. The other input to the OR is the active-low signal on pin 13. This signal is ANDed with the complement of pin 11 before entering the OR gate. This is indicated by the G4 at pin 1 and the 4 with a bar over it at pin 13. Thus for EN3 to stand at the 1 state, which would enable transmission from pin 14 to pin 7, both pins 13 and 1 must be high or both pins 13 and 11 must be low.

There are eight I/O ports on each side, pins 2 through 9 and 12 through 19. Pin 13 is not only an I/O port; the line running into the common-control block (see Figure 2) indicates that it also has control functions. Pins 1 and 11 are also controls. The eight bidirectional channels each have amplification from left to right, that is, the outputs on the right have increased drive capability (indicated by  $\triangleright$ ), and the inputs on the right all have hysteresis (indicated by  $\square$ ). All of the outputs are shown to be of the 3-state type by the  $\nabla$  symbol except for the outputs at pins 9, 4, and 5, which are shown to have passive pullups by the  $\triangleleft$  symbol.

Starting with a typical I/O port, pin 18, the output portion is identified by an arrow indicating right-to-left signal flow and the three-state output symbol ( $\nabla$ ). This output is shown to be affected by affecting input number 1, which is EN1, meaning it will be enabled as an output if EN1 = 1 (pin 11 is high). See 4.9 for an explanation of EN dependency.

If pin 11 is low, EN1 = 0 and the output at pin 18

## 6.10 SN5520 Dual-Channel Sense Amplifier with Complementary Outputs



There are two input channels. The symbology is complete for the first channel; the absence of any symbology for the second channel indicates it is identical.


The square bracket around the input lines connected to pins 2 and 3 shows they constitute a single input pair. The  $+/-$  by one line and the  $-/+$  by the other indicate that these are differential inputs, and in this case, only the magnitude and not the polarity of the applied voltage affects the device. The differential inputs connected to pins 5 and 4 supply the reference voltage for both channels; see Figure 2 for an explanation of the common-control block. The differential input of each channel constitutes one input of an AND gate (indicated by  $\&$ ). The other input to the AND gate is pin 15 or 11. The outputs of the two AND gates go to an OR gate (indicated

by  $\geq 1$ ). Pin 14 is also an input to this OR gate and is shown by the  $\triangle$  symbol to be active when low. Thus if a voltage greater in magnitude than  $V_{ref}$  is applied to either channel along with a high-level voltage to the respective "S" input, or if pin 14 is low, then the output at pin 13 will be high.

Pin 12 is shown to be the complement of pin 13 except that pin 12 is shown by its label "1" to also be affected by pin 10 (G1) in an AND relationship. See 4.2 for an explanation of G (AND) dependency. Thus if pin 10 is low, it imposes the internal O state or external high level on pin 12.

Pins 5, 4, and 1 are all shown to be nonlogic connections by the small X superimposed on those lines. The function of such a connection is indicated briefly and not necessarily very exactly by a small amount of text within the symbol. Pin 1 is a connection for an external capacitor. The function of pins 5 and 4 was explained above.

## 6.11 SN75500E AC Plasma Display Driver with CMOS-Compatible Inputs



the internal labels and the pin numbers are both consecutive. Thus it should be clear that the input of the element whose output is pin 5 is affected by affecting input number 2, just as the input of the element whose output is pin 4 is affected by affecting input number 1. Affecting inputs 1 through 8 are Z inputs (Z1 through Z8), which means their signals are transferred directly to the output elements. See 4.6 for an explanation of Z dependency.

The inputs of the 32 implicitly shown output elements are also shown to be affected by affecting inputs numbers 11, 12, 13, and 14 in four blocks of eight each. These inputs will be found in the common control block preceded by a letter G and a brace. The brace is called the binary grouping symbol. It is equivalent to a decoder with outputs in this case driving four G inputs (G11, G12, G13, and G14). The weights of the inputs to the coder are shown to be  $2^0$  and  $2^1$  for pins 1 and 39, respectively. The decoder has four outputs corresponding to the four possible sums of the weights of the activated decoder inputs. If pins 1 and 39 are both low, the sum of the weights = 0 and G11 = 1. If pin 1 is low while pin 39 is high, the sum = 2 and G13 = 1 and so forth. G indicates AND dependency, see 4.2. Only one of the four affecting G inputs at a time can take on the 1 state. The block of eight output elements affected by that G input are enabled; the 0 state is imposed on the other 24 output elements and externally those output pins are low.


Because of their high-current, high-voltage characteristics, the outputs are labeled with the amplification symbol  $\triangleright$ . All the outputs share a common EN input, pin 38. See Figure 2 for an explanation of the common control block. When EN = 0 (pin 38 is high), the outputs take on their internal 0 states. Being active high, that means they are forced low.

The heart of this device and its symbol is an 8-bit shift register. It has a single D input, pin 2, which is shown to be affected by affecting input number 9, which is C9, meaning it will be enabled if C9 = 1. See 4.8 for an explanation of C dependency and 5.0 for a discussion of bistable elements. Since the C input is dynamic, the storage elements are edge-triggered flip-flops. While C9 = 1, which in this case will occur on the transition of pin 3 from low to high, the state of the D input will be stored. Pin 2 is shown to be active low so to store a 1, pin 2 must be low.

In addition to controlling the D input, pin 3 is shown by  $/-$  to have an additional function. As pin 3 goes from low to high, data stored in the shift register is shifted one position. The right-pointing arrow means that the data is shifted away from the control block (down).

On the right side of the symbol an abbreviation technique has been used that is practical only when

## 6.12 SN75551 Electroluminescent Row Driver with CMOS-Compatible Inputs



The heart of this device and its symbol is a 32-bit shift register. It has a single D input, pin 24, which is shown to be affected by affecting input number 1, which is C1, meaning it will be enabled if C1 = 1. See 4.8 for an explanation of C dependency and 5.0 for a discussion of bistable elements. Since the C input is dynamic, the storage elements are edge-triggered flip-flops. While C1 = 1, which in this case will occur on the transition of pin 20 from high to low, the state of the D input will be stored. Pin 24 is shown to be active high so to store a 1, pin 24 must be high.

In addition to controlling the D input, pin 20 is shown by / $\rightarrow$  to have an additional function. As pin 20 goes from high to low, data stored in the shift register is shifted one position. The

right-pointing arrow means that the data is shifted away from the control block (down). The internal inputs of the output buffers are all shown to be affected by affecting inputs 2 and 3. Affecting input 2 is G2, meaning that pin 19 is ANDed with each of the internal register outputs, which are the buffer inputs. If pin 19 is high, the affected buffer inputs are enabled. If pin 19 is low, the 0 state is imposed on the affected buffer inputs. See 4.2 for an explanation of G (AND) dependency. Affecting input 3 is V3, meaning that pin 23 (active low) is ORed with each of the internal register outputs. If pin 23 is high, V3 = 0 and the affected buffer inputs are enabled. If pin 23 is low, V3 = 1 and the 1 state is imposed on the affected buffer inputs. See 4.4 for an explanation of V (OR) dependency. The effect of V3 is taken into account after that of G2 because of the order in which the labels appear. This means that the imposition of the 1 state on the internal buffer inputs by pin 23 would take precedence over the imposition of the 0 state by pin 19 in case both inputs were active. Pin 18 is shown to be an output directly from the thirty-second stage of the shift register. Pins 19 and 23 do not affect this output.

An abbreviation technique has been used for the shift register elements and associated the output lines. This technique is practical only when the pin numbers and pin names are both consecutive.

The symbol  $\ominus$  designates an n-p-n open-collector or similar output. In this device, the outputs are actually open-drain n-channel field-effect transistors. Instead of being grounded, the sources of these transistors are all connected to pin 21. This pin is used as an input to control the output voltage.



# TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007;  
Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-8187;  
Sacramento (916) 929-1521;  
San Diego (619) 278-9601;  
Santa Clara (408) 980-9000;  
Torrance (213) 217-7010;  
Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502;  
Mailand (305) 660-4600; Tampa (813) 870-6420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Ft. Wayne (219) 424-5174;

Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1500;  
Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500;

St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291;

Melville (516) 454-6600; Pittsford (716) 385-6770;

Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930;

Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100;

Dayton (513) 255-3877.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655;

Houston (713) 778-6592; Richardson (214) 680-5082;

San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Toledo (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970;

Richmond Hill, Ontario (416) 884-9181;

St. Laurent, Quebec (514) 335-5392.

# TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140,  
Santa Clara (408) 748-2220.

GEORGIA: Norcross (404) 662-7945.

ILLINOIS: Arlington Heights (312) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9197.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970

# Customer Response Center

TOLL FREE: (800) 232-3200

OUTSIDE USA: (214) 995-6611  
(8:00 a.m. — 5:00 p.m. CST)

# TI Distributors

## TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics  
General Radio Supply Company  
Graham Electronics  
Hall-Mark Electronics  
Kleruff Electronics  
Marshall Industries  
Milgray Electronics  
Newark Electronics  
Schweber Electronics  
Time Electronics  
Wyle Laboratories  
Zeus Component, Inc. (Military)

## TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada  
Future Electronics

## TI AUTHORIZED DISTRIBUTORS IN USA

— OBSOLETE PRODUCT ONLY —  
Rochester Electronics, Inc.  
Newburyport, Massachusetts  
(617) 462-9332

## ALABAMA: Arrow (205) 837-6955;

Hall-Mark (205) 837-2000; Kleruff (205) 883-6070;

Marshall (205) 881-9235; Schweber (205) 895-0480.

## ARIZONA: Arrow (602) 968-4800;

Hall-Mark (602) 968-4200; Kleruff (602) 437-0750;

Marshall (602) 988-5181; Schweber (602) 997-8747;

Wyle (602) 665-2888.

## CALIFORNIA: Los Angeles/Orange County:

Arrow (714) 538-2222; Hall-Mark (714) 716-7300; (714) 669-4700;

(714) 217-8400; Kleruff (714) 725-0325; (714) 731-5711;

(714) 220-6300; (815) 407-2500;

Marshall (815) 407-0101; (818) 442-7204;

(714) 458-5395; Schweber (818) 999-4702;

(714) 863-0200; (213) 327-8409; Wyle (213) 322-8100;

(415) 885-3653; (813) 286-1714) 632-6880;

Sacramento: Hall-Mark (916) 725-8600;

Marshall (916) 635-9700; Schweber (916) 929-9732;

Wyle (916) 552-2828.

San Diego: Arrow (619) 565-6800;

Hall-Mark (619) 268-1201; Kleruff (619) 278-2112;

Marshall (619) 574-9600; Schweber (619) 450-0454;

Wyle (619) 450-0454.

San Francisco Bay Area: Arrow (415) 660-0000;

(415) 487-4600; Hall-Mark (408) 946-0900;

Kleruff (408) 947-2600; Marshall (408) 943-4600;

Schweber (408) 946-7171; Wyle (408) 727-2500;

Zeus (408) 998-5121.

COLORADO: Arrow (303) 696-1111;

Hall-Mark (303) 790-1662; Kleruff (303) 790-4444;

Marshall (303) 451-8444; Schweber (303) 799-0258;

Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741;

Hall-Mark (203) 269-0100; Kleruff (203) 265-1115;

Marshall (203) 265-3822; Milgray (203) 795-0714;

Schweber (203) 749-7080.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200;

Hall-Mark (305) 972-9280; Kleruff (305) 486-4004;

Marshall (305) 928-0661; Schweber (305) 977-7511;

Orlando: Arrow (305) 735-2720;

Hall-Mark (305) 735-4020; Marshall (305) 841-1978;

Milgray (305) 642-5747; Schweber (305) 331-7555;

Zeus (305) 365-3000;

Tampa: Arrow (813) 576-8995;

Hall-Mark (813) 530-4543; Kleruff (813) 576-1966;

Hall-Mark (404) 447-8000; Kleruff (404) 447-5252;

Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow (312) 397-3440;

Hall-Mark (312) 860-3800; Kleruff (312) 250-0500;

Marshall (312) 490-0155; Newark (312) 784-5100;

Schweber (312) 364-3750.

TEXAS INSTRUMENTS

TEXAS INSTRUMENTS

INDIANA: Indianapolis: Arrow (317) 243-9353;  
Graham (317) 634-5925; Hall-Mark (317) 872-8875;  
Marshall (317) 297-0483;  
Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230;  
Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow (913) 541-9542;  
Hall-Mark (913) 888-4747; Marshall (913) 492-3121;  
Schweber (913) 492-2921.

MARYLAND: Arrow (301) 995-0003;  
Hall-Mark (301) 667-0900; Kleruff (301) 840-1155;  
Milgray (301) 995-6169; Marshall (301) 840-9450;  
Schweber (301) 840-5000; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130;  
Hall-Mark (617) 667-0902; Kleruff (617) 667-8331;  
Marshall (617) 658-8100; Schweber (617) 275-5100;  
(617) 657-0760; Time (617) 532-6200;  
Zeus (617) 783-8800.

MICHIGAN: Detroit: Arrow (317) 971-8220;  
Marshall (313) 525-5850; Newark (313) 967-0600;  
Schweber (313) 525-8100;  
Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800;  
Hall-Mark (612) 669-2800; Kleruff (612) 941-7500;  
Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow (314) 567-6888;  
Hall-Mark (314) 291-5350; Kleruff (314) 997-4956;  
Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow (603) 668-6968;  
Schweber (603) 625-2250.

NEW JERSEY: Arrow (201) 575-5300;  
(609) 598-8000; General Radio (609) 964-8560;  
Hall-Mark (201) 575-4415; Milgray (609) 235-1900;  
Kleruff (201) 575-6750; (609) 235-1444;

Rochester: Arrow (716) 427-0300;  
Marshall (716) 235-7620; Schweber (716) 424-2222;  
Syracuse: Marshall (716) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132;  
Hall-Mark (919) 725-9711; Hall-Mark (919) 872-0712;  
Kleruff (919) 872-8410; Marshall (919) 878-9882;  
Schweber (919) 876-0000.

OHIO: Cleveland: Arrow (216) 248-3990;  
Hall-Mark (216) 349-4632; Kleruff (216) 831-5222;  
Marshall (216) 248-3990; Schweber (216) 464-2970;  
Columbus: Arrow (614) 895-8362;

Hall-Mark (614) 898-3313;  
Dayton: Arrow (513) 435-5563;  
Graham (513) 435-8660; Kleruff (513) 439-0045;  
Marshall (513) 238-8084; Schweber (513) 439-1800.

OKLAHOMA: Arrow (918) 665-7700;  
Kleruff (918) 252-7537; Schweber (918) 622-8000.

OREGON: Arrow (503) 684-1630;  
Kleruff (503) 641-9153; Wyle (503) 640-6000;  
Marshall (503) 644-0500.

PENNSYLVANIA: Arrow (412) 856-7000;  
(215) 928-1800; General Radio (215) 922-7037;  
Schweber (215) 441-0600, (412) 762-1800.

TEXAS: Austin: Arrow (512) 835-4180;  
Hall-Mark (512) 253-5848; Kleruff (512) 835-2090;  
Marshall (512) 447-1991; Schweber (512) 458-8233;

Dallas: Arrow (214) 380-6464;  
Hall-Mark (214) 553-4300; Kleruff (214) 343-2400;  
Marshall (214) 233-5200; Schweber (214) 661-5010;  
Wyle (214) 235-9953; Zeus (214) 783-7010;

Houston: Arrow (713) 781-6100; Kleruff (713) 530-7030;  
Marshall (713) 895-9200; Schweber (713) 784-3600;  
Wyle (713) 879-9953.

UTAH: Arrow (801) 972-0404;  
Hall-Mark (801) 972-1008; Kleruff (801) 973-6913;  
Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800;  
Kleruff (206) 575-2000; Wyle (206) 453-8300;  
Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150;  
Hall-Mark (414) 797-7844; Kleruff (414) 784-8160;  
Marshall (414) 797-8400; Schweber (414) 784-9020.

CANADA: Calgary: Future (403) 235-5325;  
Edmonton: Future (403) 438-2858;  
Future (403) 438-7711;

Ottawa: Arrow Canada (613) 226-6903;  
Future (613) 820-8313;

Quebec City: Arrow Canada (416) 487-1231;  
Toronto: Arrow Canada (416) 661-0220;  
Future (416) 638-7771;

Vancouver: Future (604) 294-1166  
Winnipeg: Future (204) 339-0554

# TI Worldwide Sales Offices

**ALABAMA:** Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

**ARIZONA:** Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

**CALIFORNIA:** Irvine: 17891 Cwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point View Dr., Suite 100, Sacramento, CA 95815, (916) 929-1521; San Diego: 433 View Ridge Ave., Suite B, San Diego, CA 92123, (619) 276-9501; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 890 Knob St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7595.

**COLORADO:** Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

**CONNECTICUT:** Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

**FLORIDA:** Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600;

Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-8420.

**GEORGIA:** Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

**ILLINOIS:** Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 440-2925.

**INDIANA:** Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lyhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

**IOWA:** Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 393-9550.

**MARYLAND:** Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

**MASSACHUSETTS:** Waltham: 504 Totten Pond Rd., Waltham, MA 02454, (617) 895-9100.

**MICHIGAN:** Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

**MINNESOTA:** Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344, (612) 828-9300.

**MISSOURI:** Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 232-2500; St. Louis: 1180 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

**NEW JERSEY:** Iselin: 485 U.S. Route 1 South, Parkway Tower, Iselin, NJ 08810, (201) 505-2555.

**NEW MEXICO:** Albuquerque: 2820-D Broadbent Pkwy. NE, Albuquerque, NM 87107, (505) 345-2555.

**NEW YORK:** East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291;

Endicott: 112 Nanticoke Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, P.O. Box 2936, Melville, NY 11747, (516) 469-1000; Utica: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770;

Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

**NORTH CAROLINA:** Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

**OHIO:** Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

**OREGON:** Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

**PENNSYLVANIA:** Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-4540; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

**PUERTO RICO:** Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (609) 753-8700.

**TEXAS:** Austin: P.O. Box 2909, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Fwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

**UTAH:** Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

**VIRGINIA:** Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

**WASHINGTON:** Redmond: 5010 148th NE, Bldg. B, Suite 107, Redmond, WA 98052, (206) 881-3080.

**WISCONSIN:** Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

**CANADA:** Nepean: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970; Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Villa St. Laurent Quebec, 9460 Trans Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 335-8392.

**ARGENTINA:** Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1+394-3008.

**AUSTRALIA & NEW ZEALAND:** Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2+887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3+267-4677; 171 Phillip Highway, Elizabeth, South Australia 5112, 8+250-2066.

**AUSTRIA:** Texas Instruments Ges.m.b.H.: Industriestrasse B/16, A-2345 Brunn/Gebirge, 2236-846210.

**BELGIUM:** Texas Instruments N.V. Belgium S.A.: Mercure Centre, Rakstraat 100, Rue de la Fusée, 1130 Brussels, Belgium, 2/720-80.00.

**BRAZIL:** Texas Instruments Eletronicos do Brasil Ltda: Rua Pae Leme, 5247-Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

**DENMARK:** Texas Instruments A/S, Mairenudejve 46, DK-2730 Herlev, Denmark, 2+91-74-00.

**FINLAND:** Texas Instruments Finland OY: Teollisuuskatu 19D, 00511 Helsinki 51, Finland, (90) 701-3133.

**FRANCE:** Texas Instruments France: Headquarters and Paris: Bldg. C202, 22 Avenue du Général Leclerc, 92100-Orsay, Paris, Office: BP 67-8/10 Avenue Morane-Saulnier, 78141 Verneuil-l'Étang, (3) 946-97-12; Lyon Sales Office, L'Orée D'Écully, Bâtiment B, Chemin de la Forestière, 69130 Écully, (7) 833-04-40; Strasbourg Sales Office, Le Sébastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (8) 83-26-10; Reims: 28 Rue du Pois Mauper, 51100 Reims, (3) 31-54-20; Paris Sales Office, Le Peripole—2, Chemin du Pigeonnier de la Capiere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis—146 Rue Paradis, 13006 Marseille, (91) 37-25-30.

**GERMANY (FED. REPUBLIC OF GERMANY):** Texas Instruments Deutschland GmbH: Hagelstrasse 1, D-8050 Freising, 8161+80-4591; Kurfürstendamm 195/196, D-1000 Berlin 15, 30+882-7365; III, Hagen 43/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborn, 69190-040-220-1; Klingerstrasse 2, D-2000 Hamburg 11, 70+74-111-0; Hannover 51, 511+648021; Maybachstrasse 11, D-7302 Ostfildern 2-Nelingen, 711+547001; Mixikorng 19, D-2000 Hamburg 60, 40+837+0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261+35044.

**GERMANY (WEST GERMANY):** Texas Instruments West Germany GmbH: Hagelstrasse 1, D-8050 Freising, 8161+80-4591; Kurfürstendamm 195/196, D-1000 Berlin 15, 30+882-7365; III, Hagen 43/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborn, 69190-040-220-1; Klingerstrasse 2, D-2000 Hamburg 11, 70+74-111-0; Hannover 51, 511+648021; Maybachstrasse 11, D-7302 Ostfildern 2-Nelingen, 711+547001; Mixikorng 19, D-2000 Hamburg 60, 40+837+0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261+35044.

**HONG KONG (+ PEOPLES REPUBLIC OF CHINA):** Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3+722-1223.

**IRELAND:** Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

**ITALY:** Texas Instruments Semiconduttori Italia SpA: Viale Delle Scienze, 1, 00215 Cittaducale (Rieti), Italy, 746 694; Via Salario KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6+9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milan), 2+23-04-11; Corso Svizzera, 185, 10100 Torino, Italy, 1174545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 450, 52-583-8691.

**JAPAN:** Texas Instruments Asia Ltd.: 4F, Aoyama Fuji Bldg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-948-2111; Osaka Branch, 5F, Nishio Iwai Bldg., 30 Imabashi 3-Chome, Hashiguchi, Osaka, Japan 541, 06-204-1831; Nagoya Branch, 7F Daini Toyota West Bldg., 10-27, Meikei 4-Chome, Nakamura-ku Nagoya, Japan 450, 52-583-8691.

**KOREA:** Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2+462-8001.

**MEXICO:** Texas Instruments de Mexico S.A.: Mexico City, Av Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5+514-3003.

**MIDDLE EAST:** Texas Instruments: No. 13, 1st Floor Manial Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

**NETHERLANDS:** Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20+5602911.

**NORWAY:** Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

**PHILIPPINES:** Texas Instruments Asia Ltd.: 14th Floor, Ba-Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2+8188987.

**PORTUGAL:** Texas Instruments Equipamento Electronico (Portugal), Lda: Rua Eng. Frederico Ulrich, 2850 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

**SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND):** Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kalam Ayer Industrial Estate, Republic of Singapore, 747-2255.

**SPAIN:** Texas Instruments Espana, S.A.: C/Jose Lazaro Galdeano No. 6, Madrid 16, 17458-14.58.

**SWEDEN:** Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, B+235480.

**SWITZERLAND:** Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

**TAIWAN:** Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2+521-9321.

**UNITED KINGDOM:** Texas Instruments Limited: Manton Lane, Bedford, MK4 1PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61+442-7162.

**TEXAS  
INSTRUMENTS**





To correct your address or add an associate to TI's Linear Interface products mailing list, complete and return this card.

NAME

TITLE

COMPANY

ADDRESS & M/S

CITY  STATE  ZIP

PHONE  - EXTENSION

SSA03IIY705M

Expires 10/31/88

Copyright © 1987, Texas Instruments Incorporated

To correct your address or add an associate to TI's Linear Interface products mailing list, complete and return this card.

NAME

TITLE

COMPANY

ADDRESS & M/S

CITY  STATE  ZIP

PHONE  - EXTENSION

SSA03IIY705M

Expires 10/31/88


Copyright © 1987, Texas Instruments Incorporated

PLACE  
STAMP  
HERE

**Texas Instruments  
Literature Response Center  
P.O. Box 809066  
Dallas, Texas 75380-9066**

PLACE  
STAMP  
HERE

**Texas Instruments  
Literature Response Center  
P.O. Box 809066  
Dallas, Texas 75380-9066**





0387-200  
Printed in U.S.A.

SLV