CMOS 4 x 4 Multiport Register


High-Voltage Types (20-Volt Rating)

The RCA-CD40208B is a 4 x 4 multiport register containing four 4-bit registers, write address decoder, two separate read address decoders, and two 3-state output buses.

When the ENABLE input is low, the corresponding output bus is switched, independently of the clock, to a high-impedance state. The high-impedance third state provides the outputs with the capability of being connected to the bus lines in a bus-organized system without the need for interface or pull-up components.

When the WRITE ENABLE input is high, all data input lines are latched on the positive transition of the CLOCK and the data is entered into the word selected by the write address lines. When WRITE ENABLE is low, the CLOCK is inhibited and no new data is entered. In either case, the contents of any word may be accessed via the read address lines independent of the state of the CLOCK input.

The CD40208B types are supplied in hermetic 24-lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), 24-lead ceramic flat packages (K suffix), and in chip form (H suffix).



TERMINAL ASSIGNMENT

Features:

- Four 4-bit registers
- One input and two output buses
- Unlimited expansion in bit and word directions
- Data lines have latched inputs
- 3-state outputs
- Separate control of each bus, allowing simultaneous independent reading of any of four registers on Bus A and Bus B and independent writing into any of the four registers
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full packagetemperature range):


1 V at V_{DD} = 5 V 2 V at VDD = 10 V

2.5 V at V_{DD} = 15 V 5-V, 10-V, and 15-V parametric ratings

Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices'

Applications:

- Scratch-pad memories
- Arithmetic units
- Data storage






Fig. 1 - Block diagram.

TRUTH TABLE

CLOCK	WRITE ENABLE		WRITE 0	RÉAD 1A	READ OA	READ 1B	READ OB	ENABLE A	ENABLE B	Dn	Q _{nA}	O _{nB}
	1	S1	S2	S1	S2	S1	S2	1	1	1	1	1
	1	S1	S2	S1	S2	S1	S2	1	,	0	0	0
×	×	×	×	х	х	Х	х	0	0	X	Z	Z
	1	0	0	0	1	1	0	1	1	D _n to word 0	Word 1 out	Word 2 out
	0	0	0	0	1	1	0	1	1	Word 0 not altered	Word 1 out	Word 2 out
х	×	×	×	1	0	0	1	1	1	×	Word 2 out	Word 1 out
$\overline{}$	х	×	х	×	×	×	×	1	1	х	NC	NC

1 = HIGH LEVEL: 0 - LOW LEVEL, x . DON'T CARE. Z= HIGH IMPEDANCE S1 and S2 refer to input states of either 1 or 0

MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (VDD)
0.5 to +20 V	(Voltages referenced to VSS Terminal)
0.5 to V _{DD} +0.5 V	INPUT VOLTAGE RANGE, ALL INPUTS
±10 mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD)
500 mW	For TA = -40 to +60°C (PACKAGE TYPE E
Derate Linearly at 12 mW/°C to 200 mW	For Ta = +60 to +85°C (PACKAGE TYPE E
, F, K)	For TA = -55 to +100°C (PACKAGE TYPES
D, F, K) Derate Linearly at 12 mW/°C to 200 mW	For Ta = +100 to +125°C (PACKAGE TYPE
	DEVICE DISSIPATION PER OUTPUT TRAN
ANGE (All Package Types) 100 mW	For TA = FULL PACKAGE-TEMPERATUR
	OPERATING-TEMPERATURE RANGE (TA):
~55 to +125°C	PACKAGE TYPES D, F, K, H
40 to +85°C	PACKAGE TYPE E
~65 to +150°C	STORAGE TEMPERATURE RANGE (Tsto)
	LEAD TEMPERATURE (DURING SOLDERIN
from case for 10 s max +265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0.79 m




Fig. 2 - Logic diagram.




Fig. 3 - Timing diagram.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIR	UNITS	
CHARACTERISTIC	(V)	MIN.	MAX.] 014/13
Supply Voltage Range (For T _A = Full Package Temperature Range)	-	3	18	v
Set-Up Time: Data to Clock, t _{S(D)}	5 10 15	0 0 0	- - -	ns
Write Enable to Clock, [†] S(WE)	5 10 15	250 100 70	- - -	ns
Write Address to Clock, [†] S(WA)	5 10 15	250 100 70	_ _ _	ns
Hold Time: Data to Clock, t _{H(D)}	5 10 15	220 100 80		ns
Write Enable to Clock, [†] H(WE)	5 10 15	270 130 80	_ _ _	ns
Write Address to Clock, th(WA)	5 10 15	330 140 90		ns
Clock Input Frequency, ^f CL	5 10 15		1.5 3.5 4.5	MHz
Clock Pulse Width, CL or WE	5 10 15	350 130 90	-	ns
Clock Rise or Fall Time, t _r CL or t _f CL	5 10 15	- - -	15 5 5	μς




Fig. 4 — Typical output low (sink) current characteristics.




Fig. 5 – Minimum output low (sink) current characteristics.




Fig. 6 — Typical output high (source) current characteristics.





Fig. 7 — Minimum output high (source) current characteristics.



92CS-22219 Fig. 8 — Typical propagation delay time as a function of load capacitance (CL or WE to Q).




Fig. 9 — Typical transition time as a function of load capacitance.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	vs	LIMITS AT INDICATED TEMPERATURES (°C) Values at -55, +25, +125 Apply to D,K,F,H Packages Values at -40, +25, +85 Apply to E Package							UNITS	
ISTIC	Vo	VIN	VDD						+25		
	(v)	(V)	(V)	-55	-4 0	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.		0,5	5	5	5	150	150	_	0.04	5	μΑ
		0,10	10	10	10	300	300		0.04	10	
		0,15	15	20	20	600	600	-	0.04	20	
		0,20	20	100	100	3000	3000	<u> </u>	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	=	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current, IOH Min.	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
TOH WIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05 - 0 0.					0.05		
Low-Level, VOL Max.	_	0,10	10		0	.05		_	0	0.05	V
VOL IMAX.		0,15	15		ō	.05		-	0	0.05	
Output Voltage:		0,5	5	4.95				4.95	5	-	, '
High Level,		0,10	10		9	.95		9.95	10	_	
VOH Min.	_	0,15	15		14	.95		14.95	15		
Input Low	0.5, 4.5	_	5		1	.5		_	_	1.5	
Voltage,	1, 9	_	10			3		_		3	
VIL Max.	15, 13.5	-	15			4		-	-	4	
Input High Voltage, VIH Min.	0.5, 4.5	-	5		3	3.5		3.5	_	_	\ \ \
	1, 9	_	10			7		7		1	
	1.5,13.5	_	15	_		1		11	_	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±105	±0.1	μА
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μΑ




Fig. 10 — Typical power dissipation as a function of input frequency.




Fig. 11 — Input leakage current test circuit.





Fig. 12 — Quiescent-device-current test circuit.



Dimensions and Pad Layout for CD40208BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C; Input $\rm t_{r}, t_{f}$ = 20 ns, C $_{L}$ = 50 pF, R $_{L}$ = 200 k Ω

0114 0 4 075 010710	ν _{DD}		LIMITS		UNITS	
CHARACTERISTIC	(V)	Min.	Тур.	Max.		
Propagation Delay Time:	5	_	360	720		
tPHL, tPLH	10	_	140	280	nş	
Clock or Write Enable to Q	15	-	100	200		
Read or Write Address to Q	5	_	300	600		
	10		120	240	ns	
	15	-	85	170	Į.	
3-State Disable Delay Time:	5	_	100	200		
	10	_	50	100	ns	
^t PZH ^{, t} PHZ	15	_	40	80		
	5		130	260		
^t PZL ^{, t} PLZ	10	<u> </u>	60	120	ns	
	15	_	50	100	[
Output Transition Time	5		100	200	 	
Output Transition Time:	10	_	50	100	ns	
tthl, ttlh	15	_	40	80	'''	
14: : C T			-95	0		
Minimum Setup Time:	5 10		-95 -35	0	ns	
Data to Clock $t_{S(D)}$	15] -	-35 -20	0] ""	
		ļ				
<u>-</u>	5	_	125	250		
Write Enable to Clock tS(WE)	10	_	50	100	ns	
	15	↓ <u> </u>	35	70		
	5	-	125	250	ļ	
Write Address to Clock ts(WA)	10	-	50	100	ns	
	15		35_	70		
Clock Rise and Fall Time:	5	_	-	15	ì	
t _r CE, t _f CL	10	- '	-	5	μs	
	15			5		
Minimum Hold Time:	5	-	110	220	1	
Data to Clock tH(D)	10	-	50	100	ns	
	15	_	40	80_		
	5		135	270		
Write Enable to Clock tH(WE)	10	_	65	130	ns	
Mile Eliable to Sioon (M(WE)	15	_	40	80		
	5	 	165	330	 	
Write Address to Clock tH(WA)	10	Í _	70	140	ns	
Witte Address to Clock (H(WA)	15	_	45	90	'''	
	5	1.5	3			
Maximum Clock Input Frequency,	10	3.5	7	_	MHz	
fCL	15	4.5	9	_	'''''	
At the second of Bully Wide		7.5		250	+	
Minimum Clock Pulse Width,	5	_	175 65	350 130	ns	
Clock or Write Enable	10	_	45	90	, ns	
tW(CL)	15		L		<u> </u>	
Write Address	5	_	150	300		
^t W(WA)	10	-	75	150	ns	
	15		45	90	ļ	
Average Input Capacitance,		l _	5	7.5	ρF	
(Any Input) C _I	-			"	"	




Fig. 13 - Input-voltage test circuit.




Fig. 14 — Output-enable-delay-times test circuit and waveforms.




Fig. 15 — Power-dissipation test circuit and waveforms.