
### CD4037A Types


# **CMOS Triple AND/OR Bi-Phase Pairs**

The RCA-CD4037A consists of three AND/OR pairs driven by common control signals A and B.

Each circuit has a data input (C), and two output terminals (D and E) that provide outputs in accordance with the truth table shown in Fig. 1. The circuit is useful for coding or decoding signals for split-phase (Bi-phase) communication systems, magnetic recording, and plated wire and core memory systems. A separate VCC terminal is provided to allow level conversion to any voltage from 3 volts to VDD.

These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead ceramic flat package (K suffix), and in chip form (H suffix).





		_		
т	RUTH	TAB	LE	
INPUT		OUT	PUT	Vpp
А	В	D	Ε	<b>★</b> 02 <b>★</b> 02
0	0	1	-	IN R GATES
1	0	С	č	T <sub>vss</sub>
0	-	c	С	ALL INPUTS ARE PROTECTED BY
1	_ ! ]	٥	0	COS/MOS PROTECTION NETWORK

RECOMMENDED OPERATING CONDITIONS. For maximum reliability, nominal operating conditions should be selected to that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>		F, K, H KAGES	1	E CKAGE	UNITS	
		MIN.	MAX.	MIN.	MAX.		
Supply-Voltage Range (For T <sub>A</sub> = Full Package-Temperature Range)		3	12	3	12	<b>v</b>	

CAUTION:  $v_{CC}$  voltage level must be equal to or less positive than  $v_{\mbox{\scriptsize DD}}$ 

### DYNAMIC ELECTRICAL CHARACTERISTICS

at T<sub>A</sub> = 25 °C, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 15 pF, R<sub>L</sub> = 200 k $\Omega$ 

	TEST CONDITIONS		LIMITS						
CHARACTERISTIC				D, F, K,		P/	UNITS		
		V <sub>DD</sub>							
		(V)	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Propagation Delay Time:		5	_	225	450		325	650	ns
t <sub>PHL</sub> , t <sub>PLH</sub>		10	_	75	150	-	100	200	,
C Inputs		5	_	250	500	_	350	700	
<sup>t</sup> PHL		10	-	75	150	-	100	200	ns
<sup>t</sup> PLH		5	_	225	450		325	650	
		10	-	90	180		125	250	
Transition Time:		5	_	40	80		60	120	
High-to-Low Level, <sup>t</sup> THL		10	-	15	30	-	20	40	ns
Low-to-High Level,		5	_	75	150	_	100	200	ns
<sup>t</sup> TLH		10	_	60	120	-	90	180	
Input Capacitance, C <sub>1</sub> Any Input		nput	_	5	-	-	5		pF

#### Features:

- Outputs compatible with low-power TTL systems.
- High sink and source current (1.6 mA typ.) capability at V<sub>DD</sub> = V<sub>CC</sub> = 10V and V<sub>DS</sub> = 0.5 V.
- Microwatt quiescent power dissipation:
   P<sub>D</sub> = 0.5 μW/ceramic pkg. (typ.), P<sub>D</sub> = 2 μW/płastic pkg. (typ.) at V<sub>DD</sub> = 10 V
- Quiescent current specified to 15 V
- Maximum input leakage current of 1 μA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)

#### Applications:

- Split-phase (Bi-Phase) communication systems.
- Disc, drum, and tape digital recording systems.
- Plated wire and core memory systems.
- High-to-low logic level converter.




Fig. 2 — Waveforms for measurement of dynamic characteristics.

## CD4037A Types

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE (T <sub>stg</sub> )65 to +150 °C OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):
PAORAGETTI GODITION
PACKAGE TYPE E40 to +85° C
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltages referenced to VSS Terminal)
POWER DISSIPATION PER PACKAGE (PD):
FOR TA = -40 to +60° C (PACKAGE TYPE E)
FOR TA = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 12 mW/° C to 200 mW
FOR T <sub>A</sub> = -55 to +100°C (PACKAGE TYPES D, F, K) 500 mW
FOR T <sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K)  Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES) 100 mW
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to VDD +0.5 V
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max +265° C

### STATIC ELECTRICAL CHARACTERISTICS

		LIMITS AT INDICATED TEMPERATURES (°C)							2)	4			
	CONDITIONS			D, F, K, H PACKAGES E PACKAGE								UNITS	
CHARACTERISTICS	V <sub>O</sub>	VIN	V <sub>DD</sub> (V)	-55	+25		+125	-40	+25		+85		
	(v)	(V)			TYP.	LIMIT	1123	70	TYP.	LIMIT			
	-	1	5	5	0.03	5_	300	50	0.1	50	700		
Quiescent Device Current, I Max.	-	1	10	10	0.05	10	600	100	0.2	100	1400	μА	
Cultent, IL max.	_	-	15	50	1	50	2000	500	5	500	5000	Ĺ	
Output Voltage: Low Level.	_	5	5	0 Typ.; 0.05 Max									
V <sub>OL</sub>	_	10	10	0 Typ.; 0.05 Max									
High Level	_	0	5		4.95 Min.; 5 Typ.								
v <sub>он</sub>	_	0	10	9.95 Min.; 10 Typ.									
Noise Immunity: Inputs Low,	4.2		5_	1.5 Min.; 2.25 Typ.									
V <sub>NL</sub>	9	-	10	3 Min.; 4.5 Typ.									
Inputs High	0.8	-	5	1.5 Min.; 2.25 Typ.								٧	
V <sub>NH</sub>	1	<b>-</b>	10	3 Min.; 4.5 Typ.									
Noise Margin: Inputs Low,	4.5	_	5			1 !	Min.						
V <sub>NML</sub>	9	_	10	1 Min.								٧	
Inputs High,	0.5	-	5	1 Min.									
V <sub>NMH</sub>	1	-	10	1 Min.									
Output Drive Current:													
N-Channel (Sink),	0.5	-	5	0.85	0.7	1.2	0.45	0.4	0.35	0.7	0.3	ļ	
I <sub>D</sub> N Min.	0.5	-	10	1.3	1.1	2	0.7	0.65	0.55	1.1	0.45	m,	
P-Channel (Source):	4.5	-	5	-0.65	-0.55	-1	-0.35	-0.35	-0.3	-0.55	-0.2		
I <sub>D</sub> P Min.	9.5	-	10	-0.9	-0.75	-1.6	-0.45	-0.5	-0.4	-0.75	-0.3		
Input Leakage Current,	Α	ny In	put										
III. IIII	-	-	15	±10 <sup>-5</sup> Typ., ±1 Max.								μΑ	

For quiescent device current, noise immunity, and input leakage current test circuits see "Ratings and Characteristics" at the beginning of the CMOS section.




Fig. 3 — Typical transition time vs. load capacitance.




Fig. 4 ~ Typical transition time vs. load capacitance.




Fig. 5 — Typical propagation delay time vs. load capacitance.




Fig. 6 - Typical dissipation characteristics.