



High-Speed Quad SPST CMOS Analog Switch

DESCRIPTION

The DG201HS is an improved monolithic device containing four independent analog switches. It is designed to provide high speed, low error switching of analog signals. Combining low on-resistance (25 Ω) with high speed (t_{ON}: 38 ns), the DG201HS is ideally suited for high speed data acquisition requirements.

To achieve high voltage ratings and superior switching performance, the DG201HS is built on a proprietary high-voltage silicon-gate process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks input voltages to the supply values, when off.

FEATURES

Fast Switching-t_{ON}: 38 ns
 Low On-Resistance: 25 Ω

Low Leakage: 100 pA

- Low Charge InjectionTTL/CMOS Logic Compatible
- Cingle Cumply Compatibility
- Single Supply Compatibility
- High Current Rating: 30 mA


BENEFITS


- Faster Throughput
- Higher Accuracy
- · Reduced Pedestal Error
- · Upgrades Existing Designs
- Simple Interfacing
- Replaces HI201HS, ADG201HS
- Space Savings (TSSOP)

APPLICATIONS

- · Data Acquisition
- · Hi-Rel Systems
- Sample-and-Hold Circuits
- · Communication Systems
- Automatic Test Equipment
- Integrator Reset Circuits
- Choppers
- Gain Switching
- Avionics

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





TRUTH TABLE				
Logic	Switch			
0	ON			
1	OFF			

 $\begin{array}{l} Logic \ "0" \leq 0.8 \ V \\ Logic \ "1" \geq 2.4 \ V \end{array}$

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



RDERING INFORMATION						
Temp Range	Package	Part Number				
	16-Pin Plastic DIP	DG201HSDJ DG201HSDJ-E3				
- 40 to 85 °C	16-Pin Narrow SOIC	DG201HSDY DG201HSDY-E3 DG201HSDY-T1 DG201HSDY-T1-E3				
	16-Pin TSSOP	DG201HSDQ DG201HSDQ-E3 DG201HSDQ-T1 DG201HSDQ-T1-E3				

ABSOLUTE MAXIMUM	RATINGS			
Parameter		Limit	Unit	
V+ to V-		44	V	
GND to V-		25		
Digital Inputs ^a , V _S , V _D		(V-) - 4 to (V+) + 4 or 30 mA, whichever occurs first		
Continuous Current (Any Terminal)		30	mA	
Current, S or D (Pulsed at 1 ms, 10 % duty cycle)		100	T IIIA	
Storage Temperature	(A Suffix)	- 65 to 150	°C	
	(D Suffix)	- 65 to 125		
Power Dissipation (Package) ^b	16-Pin Plastic DIP ^c	470		
	16-Pin CerDIP ^d	900	mW	
	16-Pin Narrow Body SOIC and TSSOP ^e	600	11100	
	LCC-20 ^d	900		

- a. Signals on S_X , D_X , or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC board.
- c. Derate 6 mW/°C above 75 °C.
- d. Derate 12 mW/°C above 75 °C.
- e. Derate 7.6 mW/°C above 75 °C.

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




Figure 1.





Parameter		Test Conditions Unless Specified $V+ = 15 \text{ V, V}- = -15 \text{ V}$ $V_{\text{IN}} = 3 \text{ V, 0.8 V}^{\text{f}}$	Tempb		A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		
	Symbol			Typ ^c	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Analog Switch	Оуппоот	- IIV	Temp	1,712		IVIUX		IIIUX	10
Analog Signal Range ^e	V _{ANALOG}		Full		V-	V+	V-	V+	Ιv
Drain-Source	71171200	$I_S = -10 \text{ mA}, V_D = \pm 8.5 \text{ V}$	Room	25		50		50	
On-Resistance	r _{DS(on)}	V+ = 13.5 V, V- = - 13.5 V	Full			75		75	Ω
r _{DS(on)} Match		·	Room	3					%
-(-,	1	V+ = 16.5 V, V- = - 16.5 V	Room	0.1	- 1	1	- 1	1	
Switch Off Leakage Current	I _{S(off)}	$V_{D} = \pm 15.5 \text{ V}$	Full		- 60	60	- 20	20	
Switch On Leakage Current	I _{D(off)}	$V_{S} = \pm 15.5 \text{ V}$	Room	0.1	- 1	1	- 1	1	nA
	-D(oii)	-	Full		- 60	60	- 20	20	117
Channel On Leakage	I _{D(on)}	V+ = 16.5 V, V- = - 16.5 V	Room	0.1	- 1	1	- 1	1	
Current	2(0)	$V_S = V_D = \pm 15.5 \text{ V}$	Full		- 60	60	- 20	20	
Digital Control	V			1	0.4	1	0.4	I	I
Input, High Voltage	V _{INH}		Full		2.4		2.4	0.0	٧
Input, Low Voltage	V _{INL}		Full			0.8		0.8	<u> </u>
Input Capacitance	C _{IN}		Full	5					pF
Input Current	I _{INH} or I _{INL}	V _{IN} under test = 0.8 V, 3 V	Full		- 1	1	- 1	1	μA
Dynamic Characteristics			_			1		T	
Turn-On Time	t _{ON}	D 41:0 0 05:5	Room	48		60		60	
		$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$	Full Room	30		75 50		75 50	-
Turn-Off Time	t _{OFF1}	$V_S = \pm 10 \text{ V}, V_{INH} = 3 \text{ V}$ See Figure 2	Full	30		70		70	ns
Turri-On Time	t _{OFF2}	See Figure 2	Room	150		70		70	1
Output Settling Time to 0.1 %	t _s		Room	180					-
Catput Cottining Time to 0.1 70	-5	C _I = 1 nF, V _S = 0 V	1100111	100					
Charge Injection	Q	$V_{gen} = 0 \text{ V}, R_{gen} = 0 \Omega$	Room	- 5					рС
		$R_{l} = 1 \text{ k}\Omega, C_{l} = 10 \text{ pF}$							
Off Isolation	OIRR	f = 100 kHz	Room	85					
		Any Other Channel Switches							dB
Crosstalk	X _{TALK}	$R_L = 1 \text{ k}\Omega, C_L = 10 \text{ pF}$	Room	100					
(Channel-to-Channel)		f = 100 kHz							
Source Off Capacitance	C _{S(off)}		Room	8					
Drain Off Capacitance	C _{D(off)}		Room	8					1
Channel On Capacitance	C _{D(on)}	V_S , $V_D = 0$ V, $f = 1$ MHz	Room	30					pF
Drain-to-Source	` '		Dears	0.5					1
Capacitance	C _{DS(off)}		Room	0.5					
Power Supplies									
Positive Supply Current	l+		Room Full	4.5		10		10	~~ A
Negative Supply Current	I-	V+ = 15 V, V- = - 15 V V _{IN} = 0 or 5 V	Room Full	3.5	- 6		- 6		- mA
Power Consumption ^c	P _C		Full			240	-	240	mW

Notes:

a.Refer to PROCESS OPTION FLOWCHART.

b.Room = 25 $^{\circ}$ C, Full = as determined by the operating temperature suffix.

c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d.The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

e.Guaranteed by design, not subject to production test.

f. V_{IN} = input voltage to perform proper function.

Vishay Siliconix



SPECIFICATIONS ^a I	FOR SINGL								
		Test Conditions			A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		
		Unless Specified $V+ = 10.8 V \text{ to } 16.5 V,$							4
Parameter	Symbol	$V = 10.0 \text{ V} \cdot 10.3 \text{ V},$ $V = \text{GND} = 0 \text{ V}, \text{V}_{\text{IN}} = 3 \text{ V}, 0.8 \text{ V}^{\text{f}}$	Temp ^b	Тур ^с	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Analog Switch	 		1.4	- 7		1		1	
Analog Signal Range ^e	V _{ANALOG}		Full		0	V+	0	V+	V
Drain-Source		I _S = - 10 mA, V _D = 8.5 V	Room	0.5		90		90	
On-Resistance	r _{DS(on)}	V+ = 10.8 V	Full	65		120		120	Ω
	I _{S(off)}	V+ = 16.5 V	Room	0.1	- 1	1	- 1	1	
Switch Off Leakage Current	3(011)	$V_S = 0.5 \text{ V}, 10 \text{ V}$	Full	• • •	- 60	60	- 20	20	
· ·	I _{D(off)}	$V_D = 10 \text{ V}, 0.5 \text{ V}$	Room Full	0.1	- 1 - 60	1 60	- 1 - 20	1 20	nA
Channel On Leakage	1 .1	V+ = 16.5 V	Room	0.4	- 1	1	- 1	1	-
Current	$I_{D(on)} + I_{S(on)}$	$V_D = 0.5 V, 10 V$	Full	0.1	- 60	60	- 20	20	
Digital Control									
Input, High Voltage	V _{INH}		Full		2.4		2.4		V
Input, Low Voltage	V _{INL}		Full			0.8		0.8	\ \
Input Capacitance	C _{IN}		Full	5					pF
Input Current	I _{INH} or I _{INL}	V+ = 16.5 V V _{IN} under test = 0.8 V, 3 V	Full		- 1	1	- 1	1	μΑ
Dynamic Characteristics	<u> </u>								
Turn-On Time	t _{ON}		Room			50		50	
Turn on Time	ON	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$	Full			70		70	
T 0"T	t _{OFF1}	V _S = 2 V, V = 10.8 V See Figure 2	Room Full			50 70		50 70	ns
Turn-Off Time	t _{OFF2}		Room	150		70		70	
Output Settling Time to 0.1 %	t _s		Room	180					
		$C_{I} = 1 \text{ nF, } V_{S} = 0 \text{ V}$	1100111	100					
Charge Injection	Q	$V_{gen} = 0 \text{ V}, R_{gen} = 0 \Omega$	Room	10					рC
Off Isolation	OIRR	$R_L = 1 \text{ k}\Omega, C_L = 10 \text{ pF}$	Room	85					
On isolation	OIRR	f = 100 kHz	Hoom	65					
Crosstalk		Any Other Channel Switches							dB
(Channel-to-Channel)	X _{TALK}	$R_L = 1 \text{ k}\Omega, C_L = 10 \text{ pF}$	Room	100					
Source Off Capacitance	C _{S(off)}	f = 100 kHz	Room	10					
Drain Off Capacitance	C _{D(off)}	f = 1 MHz	Room	10					pF
Channel On Capacitance	C _{D(off)}	V _{ANALOG} = 0 V	Room	30					۲'
Power Supply	OD(on)	VANALOG - U V	1100111	30				<u> </u>	
Positive Supply Current	l+		Full			10		10	mA
***	P _C	$V+ = 15 V$, $V_{IN} = 0 \text{ or } 5 V$	Full			150		150	mW
Power Consumption ^c	1.0		Full			130		150	11177


Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b.Room = 25 $^{\circ}$ C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e.Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




r_{DS(on)} vs. V_D and Power Supply Voltages




 $r_{\text{DS(on)}}\,\text{vs.}\,\,\text{V}_{\text{D}}$ and Single Power Supply Voltages




Input Switching Threshold vs. Supply Voltage



 $r_{DS(on)}$ vs. V_D and Temperature



Leakage Currents vs. Temperature




Switching Time vs. Power Supply Voltage


Vishay Siliconix

VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Switching Times vs. Temperature




Switching Times vs. Power Supply Voltage



Switching Times vs. Temperature




Charge Injection vs. Source Voltage




Off Isolation vs. Frequency



TEST CIRCUITS






C_L (includes fixture and stray capacitance)

$$V_O = V_S$$

$$\frac{R_L}{R_L + r_{DS(on)}}$$

Figure 2. Switching Time







Figure 3. Charge Injection






Figure 4. Off Isolation

Off Isolation = 20 log

Figure 5. Crosstalk


DG201HS

Vishay Siliconix



APPLICATIONS

A high-speed, low-glitch analog switch such as Vishay Siliconix's DG201HS improves the accuracy and shortens the acquisition and settling times of a sample-and-hold circuit.



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70038.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08