

\$9.95

**FAIRCHILD**  
A Schlumberger Company

# Linear Data Book

1987

Linear Division



**FAIRCHILD**


A Schlumberger Company

# Linear Data Book

1987 MAR 02

1987

Linear Division





---

# Introduction

---

The Linear Data Book includes the standard linear product line plus our new Winchester Disk Drive circuits and CLASIC™ standard cells. For ease of reference linear products are organized by sections. For example, Operational Amplifiers, Voltage Regulators and Special Functions, which includes Digital Signal Processing products such as the  $\mu$ A212 Single Chip Modem.

Technical information and basic product specifications, presented in data sheet form, include maximum ratings, electrical characteristics, performance curves, and packaging information. For many products, typical applications and test circuits are also included.

Package codes, included on each data sheet, indicate the specific package(s) offered for the product. Detailed packaging information, listed by package code, is included in a separate section. This section includes the new Surface Mount Devices (SMD), such as the Small Outline integrated Circuit (SOIC) packages.

A section on Aerospace and Defense precedes the Hi-Rel data sheets, which are organized in the same order as Standard Rel. These data sheets indicate the conformance to MIL-STD-883 and reference identical commercial data sheets for more complete information.

Section 1 has an alpha-numeric product listing of all Fairchild device numbers in the book. An explanation of the part numbering system appears in the "Ordering Information" portion of Section 1. In addition, there is an industry cross reference keying Fairchild Linear Products to direct replacement and function equivalents offered by major linear products manufacturers.

Other sections include information on Thermal Considerations and Quality. As added assistance, addresses and phone numbers of worldwide Field Sales Offices and Authorized Distributors have been listed.

Information on any commercial or Hi-Rel linear product may be obtained from a local sales office or by contacting:

Fairchild Linear Products  
Marketing Department MS 4-370  
313 Fairchild Drive  
Mt. View, CA. 94039

The specifications included in this data book are as current and correct as could reasonably be determined at time of printing. Any errors noted by users, whether involving content or omissions can be directed to Linear Marketing at the above address.



---

# Table of Contents

---

<b>Section 1</b>	<b>Alpha Numeric Index .....</b>	1-3
	<b>Industry Cross Reference Guide .....</b>	1-11
	<b>Ordering Information .....</b>	1-17
<b>Section 2</b>	<b>Thermal Considerations .....</b>	2-3
<b>Section 3</b>	<b>Testing, Quality and Reliability.....</b>	3-3
<b>Section 4</b>	<b>CLASIC™ .....</b>	4-3
<b>Section 5</b>	<b>Disk Drives</b>	
	$\mu$ A24H80 .....	5-3
	$\mu$ A2460, $\mu$ A2461 .....	5-5
	$\mu$ A2470 .....	5-13
	$\mu$ A248X, $\mu$ A248XR Series .....	5-23
	$\mu$ A2480 .....	5-33
	$\mu$ A2490 .....	5-36
	$\mu$ A2580 .....	5-51
<b>Section 6</b>	<b>Voltage Regulators</b>	
	$\mu$ A105, $\mu$ A305, $\mu$ A305A, $\mu$ A376 .....	6-3
	$\mu$ A117, $\mu$ A217, $\mu$ A317 .....	6-10
	$\mu$ A138, $\mu$ A238, $\mu$ A338 .....	6-16
	$\mu$ A150, $\mu$ A250, $\mu$ A350 .....	6-23
	$\mu$ A1524A, $\mu$ A2524A, $\mu$ A3524A .....	6-36
	$\mu$ A431A .....	6-42
	$\mu$ A494 .....	6-48
	$\mu$ A723 .....	6-55
	$\mu$ A78G, $\mu$ A79G .....	6-63
	$\mu$ A78L00 Series .....	6-72
	$\mu$ A78MG, $\mu$ A79MG .....	6-81
	$\mu$ A78M00 Series .....	6-91
	$\mu$ A78S40 .....	6-103
	$\mu$ A7800 Series .....	6-111
	$\mu$ A79M00 Series .....	6-126
	$\mu$ A7900 Series .....	6-135
<b>Section 7</b>	<b>Operational Amplifiers</b>	
	$\mu$ A101A, $\mu$ A201A, $\mu$ A301A .....	7-3
	$\mu$ A101, $\mu$ A201 .....	7-11
	$\mu$ A108/A, $\mu$ A208/A, $\mu$ A308/A .....	7-14
	$\mu$ A124, $\mu$ A224, $\mu$ A324, $\mu$ A2902 .....	7-22
	$\mu$ A1458, $\mu$ A1558 .....	7-27
	$\mu$ A148, $\mu$ A248, $\mu$ A348 .....	7-33
	$\mu$ A3303, $\mu$ A3403, $\mu$ A3503 .....	7-40
	$\mu$ A4136 .....	7-50
	$\mu$ A709 .....	7-58
	$\mu$ A714 .....	7-67
	$\mu$ A715 .....	7-80
	$\mu$ A725 .....	7-88
	$\mu$ A741 .....	7-100
	$\mu$ A747 .....	7-109
	$\mu$ A748 .....	7-118
	$\mu$ A759, $\mu$ A77000 .....	7-128
	$\mu$ A771 .....	7-140
	$\mu$ A772 .....	7-148
	$\mu$ A774 .....	7-155
	$\mu$ A776 .....	7-162
	$\mu$ A798 .....	7-172
<b>Section 8</b>	<b>Comparators</b>	
	$\mu$ A111, $\mu$ A311 .....	8-3
	$\mu$ A139, $\mu$ A239, $\mu$ A339, $\mu$ A2901, $\mu$ A3302 .....	8-11
	$\mu$ A6685 .....	8-21
	$\mu$ A6687 .....	8-30
	$\mu$ A685 .....	8-32
	$\mu$ A687, $\mu$ A687A .....	8-42
	$\mu$ A710 .....	8-44
	$\mu$ A711 .....	8-51
	$\mu$ A760 .....	8-56
<b>Section 9</b>	<b>Interface</b>	
	$\mu$ A1488 .....	9-3
	$\mu$ A1489, $\mu$ A1489A .....	9-7
	$\mu$ A26LS31 .....	9-11

---

---

## Table of Contents

---

<b>Section 9 Interface (Cont.)</b>	
$\mu$ A26LS32 .....	9-14
$\mu$ A3486 .....	9-17
$\mu$ A3487 .....	9-21
$\mu$ A55107A, $\mu$ A75107A, $\mu$ A75107B, $\mu$ A75108B .....	9-25
$\mu$ A55110A, $\mu$ A75110A .....	9-34
$\mu$ A75150 .....	9-40
$\mu$ A75154 .....	9-45
$\mu$ A75450/60/70 Series .....	9-52
$\mu$ A75491, $\mu$ A75492 .....	9-68
$\mu$ A9614 .....	9-72
$\mu$ A9615 .....	9-79
$\mu$ A96172, $\mu$ A96174 .....	9-87
$\mu$ A96173, $\mu$ A96175 .....	9-92
$\mu$ A96176 .....	9-97
$\mu$ A96177, $\mu$ A96178 .....	9-105
$\mu$ A9636A .....	9-113
$\mu$ A9637A .....	9-118
$\mu$ A9638 .....	9-122
$\mu$ A9639A .....	9-126
$\mu$ A9640 ( $\mu$ A26S10) .....	9-130
$\mu$ A9643 .....	9-135
$\mu$ A9645 ( $\mu$ A3245) .....	9-139
$\mu$ A9665, $\mu$ A9666, $\mu$ A9667, $\mu$ A9668 .....	9-143
$\mu$ A9679 .....	9-149
<b>Section 10 Data Acquisition</b>	
DAC08 .....	10-3
DAC1408/1508 Series .....	10-12
$\mu$ A565 .....	10-17
$\mu$ A571 .....	10-25
$\mu$ A9650 .....	10-34
<b>Section 11 Special Functions</b>	
$\mu$ A2240 .....	11-3
$\mu$ A3046, $\mu$ A3086 .....	11-13
$\mu$ A3680 .....	11-19
$\mu$ A555 .....	11-22
$\mu$ A556 .....	11-28
$\mu$ A592 .....	11-34
$\mu$ A733 .....	11-39
$\mu$ A7392 .....	11-45
FSP100 .....	11-51
F2224, F2212 .....	11-63
F30S54, F30S57 .....	11-64
F30S64, F30S67 .....	11-76
F3054, F3057 .....	11-89
$\mu$ AV22 .....	11-102
$\mu$ A212A, $\mu$ A212AT .....	11-103
$\mu$ A212K .....	11-115
<b>Section 12 Aerospace and Defense</b> .....	12-3
<b>Section 13 Hi-Rel Voltage Regulators</b>	
$\mu$ A105QB .....	13-3
$\mu$ A109QB .....	13-7
$\mu$ A117HQB .....	13-11
$\mu$ A117KQB .....	13-15
$\mu$ A138QB .....	13-19
$\mu$ A150QB .....	13-20
$\mu$ A431QB .....	13-21
$\mu$ A494QB .....	13-22
$\mu$ A723QB .....	13-23
$\mu$ A78M05QB .....	13-27
$\mu$ A78M06QB .....	13-31
$\mu$ A78M08QB .....	13-35
$\mu$ A78M12QB .....	13-39
$\mu$ A78M15QB .....	13-43
$\mu$ A78M24QB .....	13-47
$\mu$ A78S40QB .....	13-51
$\mu$ A7805QB .....	13-55
$\mu$ A7812QB .....	13-59
$\mu$ A7815QB .....	13-63
$\mu$ A79M05QB .....	13-67
$\mu$ A79M08QB .....	13-71
$\mu$ A79M12QB .....	13-75

---

---


## Table of Contents

---

<b>Section 13 Hi-Rel Voltage Regulators (Cont.)</b>	
μA79M15QB .....	13-79
μA7905QB .....	13-83
μA7912QB .....	13-87
μA7915QB .....	13-91
μA1524AQB .....	13-95
<b>Section 14 Hi-Rel Operational Amplifiers</b>	
μA101AQB .....	14-3
μA101QB .....	14-7
μA108AQB .....	14-11
μA108QB .....	14-15
μA110QB .....	14-19
μA124QB .....	14-23
μA148QB .....	14-27
μA1558QB .....	14-31
μA2101AQB .....	14-35
μA2101QB .....	14-39
μA2108AQB .....	14-43
μA2108QB .....	14-47
μA4136QB .....	14-51
μA702QB .....	14-55
μA709AQB .....	14-59
μA709QB .....	14-63
μA714QB .....	14-67
μA715QB .....	14-71
μA725AQB .....	14-75
μA725QB .....	14-79
μA741AQB .....	14-83
μA741QB .....	14-87
μA747AQB .....	14-91
μA747QB .....	14-95
μA759QB .....	14-99
μA771BQB .....	14-103
μA772BQB .....	14-107
μA774BQB .....	14-111
μA776QB .....	14-115
<b>Section 15 Hi-Rel Comparators</b>	
μA111QB .....	15-3
μA139QB .....	15-7
μA2111QB .....	15-11
μA710QB .....	15-15
μA711QB .....	15-19
μA760QB .....	15-23
<b>Section 16 Hi-Rel Interface</b>	
μA55107AQB .....	16-3
μA55110AQB .....	16-7
μA55452BQB .....	16-11
μA9614QB .....	16-15
μA9615QB .....	16-19
μA9616HQB .....	16-23
μA9622QB .....	16-27
μA9624QB .....	16-31
μA9625QB .....	16-35
μA9627QB .....	16-39
μA9636AQB .....	16-43
μA9637AQB .....	16-47
μA9638QB .....	16-51
μA9639AQB .....	16-55
μA9667QB .....	16-59
μA26LS31QB .....	16-63
μA26LS32QB .....	16-64
<b>Section 17 Hi-Rel Data Acquisition</b>	
μA571SQB .....	17-3
<b>Section 18 Hi-Rel Special Functions</b>	
μA3045QB .....	18-3
μA555QB .....	18-7
μA733QB .....	18-11
<b>Section 19 Package Outlines</b>	19-3
<b>Section 20 Sales Offices and Distributors</b>	20-3

---





Alpha Numeric Index, Industry Cross  
Reference, Ordering Information

1

Thermal Considerations

2

Testing, Quality and Reliability

3

CLASIC™

4

Disk Drives

5

Voltage Regulators

6

Operational Amplifiers

7

Comparators

8

Interface

9

Data Acquisition

10

Special Functions

11

Aerospace and Defense

12

Hi-Rel Voltage Regulators

13

Hi-Rel Operational Amplifiers

14

Hi-Rel Comparators

15

Hi-Rel Interface

16

Hi-Rel Data Acquisition

17

Hi-Rel Special Functions

18

Package Outlines

19

Sales Offices and Distributors

20



Device	Description	Page	Device	Description	Page
$\mu A24H80FC$	Disk Drives	5-3	$\mu A78MGU1C$	Voltage Regulators	6-81
$\mu A24H80RC$	Disk Drives	5-3	$\mu A78S40DC$	Voltage Regulators	6-103
$\mu A24H80SC$	Disk Drives	5-3	$\mu A78S40DM$	Voltage Regulators	6-103
$\mu A24H80TC$	Disk Drives	5-3	$\mu A78S40DMQB$	Hi-Rel Voltage Regulators	13-51
$\mu A26LS31DC$	Interface	9-11	$\mu A78S40PC$	Voltage Regulators	6-103
$\mu A26LS31DMQB$	Hi-Rel Interface	16-63	$\mu A78S40PV$	Voltage Regulators	6-103
$\mu A26LS31LMQB$	Hi-Rel Interface	16-63	$\mu A79GU1C$	Voltage Regulators	6-63
$\mu A26LS31PC$	Interface	9-11	$\mu A79M05AHC$	Voltage Regulators	6-126
$\mu A26LS32DC$	Interface	9-14	$\mu A79M05AUC$	Voltage Regulators	6-126
$\mu A26LS32DMQB$	Hi-Rel Interface	16-64	$\mu A79M05HM$	Voltage Regulators	6-126
$\mu A26LS32LMB$	Hi-Rel Interface	16-64	$\mu A79M05HMQB$	Hi-Rel Voltage Regulators	13-67
$\mu A26LS32PC$	Interface	9-14	$\mu A79M05LMQB$	Hi-Rel Voltage Regulators	13-67
$\mu A78GU1C$	Voltage Regulators	6-63	$\mu A79M08AHC$	Voltage Regulators	6-126
$\mu A78L05ASC$	Voltage Regulators	6-72	$\mu A79M08AUC$	Voltage Regulators	6-126
$\mu A78L05AWC$	Voltage Regulators	6-72	$\mu A79M08HM$	Voltage Regulators	6-126
$\mu A78L05AWV$	Voltage Regulators	6-72	$\mu A79M08HMQB$	Hi-Rel Voltage Regulators	13-71
$\mu A78L09AWC$	Voltage Regulators	6-72	$\mu A79M12AHC$	Voltage Regulators	6-126
$\mu A78L09AWV$	Voltage Regulators	6-72	$\mu A79M12AUC$	Voltage Regulators	6-126
$\mu A78L12AWC$	Voltage Regulators	6-72	$\mu A79M12HM$	Voltage Regulators	6-126
$\mu A78L12AWV$	Voltage Regulators	6-72	$\mu A79M12HMQB$	Hi-Rel Voltage Regulators	13-75
$\mu A78L15AWC$	Voltage Regulators	6-72	$\mu A79M12LMQB$	Hi-Rel Voltage Regulators	13-75
$\mu A78L15AWV$	Voltage Regulators	6-72	$\mu A79M15AHC$	Voltage Regulators	6-126
$\mu A78L62AWC$	Voltage Regulators	6-72	$\mu A79M15AUC$	Voltage Regulators	6-126
$\mu A78L62AWV$	Voltage Regulators	6-72	$\mu A79M15HM$	Voltage Regulators	6-126
$\mu A78L82AWC$	Voltage Regulators	6-72	$\mu A79M15HMQB$	Hi-Rel Voltage Regulators	13-79
$\mu A78L82AWV$	Voltage Regulators	6-72	$\mu A79M15LMQB$	Hi-Rel Voltage Regulators	13-79
$\mu A78M05HC$	Voltage Regulators	6-91	$\mu A79MGU1C$	Voltage Regulators	6-81
$\mu A78M05HM$	Voltage Regulators	6-91	$\mu A101ADMQB$	Hi-Rel Operational Amplifiers	14-3
$\mu A78M05HMQB$	Hi-Rel Voltage Regulators	13-27	$\mu A101AFMQB$	Hi-Rel Operational Amplifiers	14-3
$\mu A78M05LMQB$	Hi-Rel Voltage Regulators	13-27	$\mu A101AHM$	Operational Amplifiers	7-3
$\mu A78M05UC$	Voltage Regulators	6-91	$\mu A101AHMQB$	Hi-Rel Operational Amplifiers	14-3
$\mu A78M06HC$	Voltage Regulators	6-91	$\mu A101DMQB$	Hi-Rel Operational Amplifiers	14-7
$\mu A78M06HM$	Voltage Regulators	6-91	$\mu A101FMQB$	Hi-Rel Operational Amplifiers	14-7
$\mu A78M06HMQB$	Hi-Rel Voltage Regulators	13-31	$\mu A101HM$	Operational Amplifiers	7-11
$\mu A78M06UC$	Voltage Regulators	6-91	$\mu A101HMQB$	Hi-Rel Operational Amplifiers	14-7
$\mu A78M08HC$	Voltage Regulators	6-91	$\mu A105HM$	Voltage Regulators	6-3
$\mu A78M08HM$	Voltage Regulators	6-91	$\mu A105HMQB$	Hi-Rel Voltage Regulators	13-3
$\mu A78M08HMQB$	Hi-Rel Voltage Regulators	13-35	$\mu A108ADMQB$	Hi-Rel Operational Amplifiers	14-11
$\mu A78M08UC$	Voltage Regulators	6-91	$\mu A108AFMQB$	Hi-Rel Operational Amplifiers	14-11
$\mu A78M12HC$	Voltage Regulators	6-91	$\mu A108AHM$	Operational Amplifiers	7-14
$\mu A78M12HM$	Voltage Regulators	6-91	$\mu A108AHMQB$	Hi-Rel Operational Amplifiers	14-11
$\mu A78M12HMQB$	Hi-Rel Voltage Regulators	13-39	$\mu A108DMQB$	Hi-Rel Operational Amplifiers	14-15
$\mu A78M12LMQB$	Hi-Rel Voltage Regulators	13-39	$\mu A108FMQB$	Hi-Rel Operational Amplifiers	14-15
$\mu A78M12UC$	Voltage Regulators	6-91	$\mu A108HM$	Operational Amplifiers	7-14
$\mu A78M15HC$	Voltage Regulators	6-91	$\mu A108HMQB$	Hi-Rel Operational Amplifiers	14-15
$\mu A78M15HM$	Voltage Regulators	6-91	$\mu A109HMQB$	Hi-Rel Voltage Regulators	13-7
$\mu A78M15HMQB$	Hi-Rel Voltage Regulators	13-43	$\mu A109KMQB$	Hi-Rel Voltage Regulators	13-7
$\mu A78M15LMQB$	Hi-Rel Voltage Regulators	13-43	$\mu A110HMQB$	Hi-Rel Operational Amplifiers	14-19
$\mu A78M15UC$	Voltage Regulators	6-91	$\mu A111DMQB$	Hi-Rel Comparators	15-3
$\mu A78M24HC$	Voltage Regulators	6-91	$\mu A111FMQB$	Hi-Rel Comparators	15-3
$\mu A78M24HM$	Voltage Regulators	6-91	$\mu A111HM$	Comparators	8-3
$\mu A78M24HMQB$	Hi-Rel Voltage Regulators	13-47	$\mu A111HMQB$	Hi-Rel Comparators	15-3
$\mu A78M24UC$	Voltage Regulators	6-91	$\mu A111RMQB$	Hi-Rel Comparators	15-3

## Alpha Numeric Index

<b>Device</b>	<b>Description</b>	<b>Page</b>	<b>Device</b>	<b>Description</b>	<b>Page</b>
<b><math>\mu A117HMQB</math></b>	Hi-Rel Voltage Regulators	13-11	<b><math>\mu A311TC</math></b>	Comparators	8-3
<b><math>\mu A117KM</math></b>	Voltage Regulators	6-10	<b><math>\mu A317KC</math></b>	Voltage Regulators	6-10
<b><math>\mu A117KMQB</math></b>	Hi-Rel Voltage Regulators	13-15	<b><math>\mu A317UC</math></b>	Voltage Regulators	6-10
<b><math>\mu A124DM</math></b>	Operational Amplifiers	7-22	<b><math>\mu A324DC</math></b>	Operational Amplifiers	7-22
<b><math>\mu A124DMQB</math></b>	Hi-Rel Operational Amplifiers	14-23	<b><math>\mu A324PC</math></b>	Operational Amplifiers	7-22
<b><math>\mu A124FMQB</math></b>	Hi-Rel Operational Amplifiers	14-23	<b><math>\mu A324SC</math></b>	Operational Amplifiers	7-22
<b><math>\mu A124LMQB</math></b>	Hi-Rel Operational Amplifiers	14-23	<b><math>\mu A338KC</math></b>	Voltage Regulators	6-16
<b><math>\mu A138KM</math></b>	Voltage Regulators	6-16	<b><math>\mu A338UC</math></b>	Voltage Regulators	6-16
<b><math>\mu A138KMQB</math></b>	Hi-Rel Voltage Regulators	13-19	<b><math>\mu A339DC</math></b>	Comparators	8-11
<b><math>\mu A139DM</math></b>	Comparators	8-11	<b><math>\mu A339PC</math></b>	Comparators	8-11
<b><math>\mu A139DMQB</math></b>	Hi-Rel Comparators	15-7	<b><math>\mu A339SC</math></b>	Comparators	8-11
<b><math>\mu A139FMQB</math></b>	Hi-Rel Comparators	15-7	<b><math>\mu A348DC</math></b>	Operational Amplifiers	7-33
<b><math>\mu A139LMQB</math></b>	Hi-Rel Comparators	15-7	<b><math>\mu A348PC</math></b>	Operational Amplifiers	7-33
<b><math>\mu A148DM</math></b>	Operational Amplifiers	7-33	<b><math>\mu A350KC</math></b>	Voltage Regulators	6-23
<b><math>\mu A148DMQB</math></b>	Hi-Rel Operational Amplifiers	14-27	<b><math>\mu A350UC</math></b>	Voltage Regulators	6-23
<b><math>\mu A150KM</math></b>	Voltage Regulators	6-23	<b><math>\mu A376TC</math></b>	Voltage Regulators	6-3
<b><math>\mu A150KMQB</math></b>	Hi-Rel Voltage Regulators	13-20	<b><math>\mu A431ASC</math></b>	Voltage Regulators	6-42
<b><math>\mu A201AHV</math></b>	Operational Amplifiers	7-3	<b><math>\mu A431AWC</math></b>	Voltage Regulators	6-42
<b><math>\mu A201HC</math></b>	Operational Amplifiers	7-11	<b><math>\mu A431AWV</math></b>	Voltage Regulators	6-42
<b><math>\mu A201TC</math></b>	Operational Amplifiers	7-11	<b><math>\mu A431LMBQ</math></b>	Hi-Rel Voltage Regulators	13-21
<b><math>\mu A208AHV</math></b>	Operational Amplifiers	7-14	<b><math>\mu A431RMQB</math></b>	Hi-Rel Voltage Regulators	13-21
<b><math>\mu A208HV</math></b>	Operational Amplifiers	7-14	<b><math>\mu A494DC</math></b>	Voltage Regulators	6-48
<b><math>\mu A212ADC</math></b>	Special Functions	11-103	<b><math>\mu A494DMQB</math></b>	Hi-Rel Voltage Regulators	13-22
<b><math>\mu A212ADV</math></b>	Special Functions	11-103	<b><math>\mu A494LMQB</math></b>	Hi-Rel Voltage Regulators	13-22
<b><math>\mu A212APC</math></b>	Special Functions	11-103	<b><math>\mu A494PC</math></b>	Voltage Regulators	6-48
<b><math>\mu A212ATDC</math></b>	Special Functions	11-103	<b><math>\mu A494PV</math></b>	Voltage Regulators	6-48
<b><math>\mu A212ATDV</math></b>	Special Functions	11-103	<b><math>\mu A555HMQB</math></b>	Hi-Rel Special Functions	18-7
<b><math>\mu A212ATPC</math></b>	Special Functions	11-103	<b><math>\mu A555RMQB</math></b>	Hi-Rel Special Functions	18-7
<b><math>\mu A212ATQC</math></b>	Special Functions	11-103	<b><math>\mu A555SC</math></b>	Special Functions	11-22
<b><math>\mu A217KV</math></b>	Voltage Regulators	6-10	<b><math>\mu A555TC</math></b>	Special Functions	11-22
<b><math>\mu A217UV</math></b>	Voltage Regulators	6-10	<b><math>\mu A556PC</math></b>	Special Functions	11-28
<b><math>\mu A224DV</math></b>	Operational Amplifiers	7-22	<b><math>\mu A565JJJC</math></b>	Data Acquisition	10-17
<b><math>\mu A224PV</math></b>	Operational Amplifiers	7-22	<b><math>\mu A565KJC</math></b>	Data Acquisition	10-17
<b><math>\mu A238KV</math></b>	Voltage Regulators	6-16	<b><math>\mu A565SJM</math></b>	Data Acquisition	10-17
<b><math>\mu A239DV</math></b>	Comparators	8-11	<b><math>\mu A565TJM</math></b>	Data Acquisition	10-17
<b><math>\mu A239PV</math></b>	Comparators	8-11	<b><math>\mu A571JJJC</math></b>	Data Acquisition	10-25
<b><math>\mu A239SV</math></b>	Comparators	8-11	<b><math>\mu A571KJC</math></b>	Data Acquisition	10-25
<b><math>\mu A248DV</math></b>	Operational Amplifiers	7-33	<b><math>\mu A571SDMQB</math></b>	Hi-Rel Data Acquisition	17-3
<b><math>\mu A248PV</math></b>	Operational Amplifiers	7-33	<b><math>\mu A571SJM</math></b>	Data Acquisition	10-25
<b><math>\mu A250KV</math></b>	Voltage Regulators	6-23	<b><math>\mu A592DC</math></b>	Special Functions	11-34
<b><math>\mu A301AHC</math></b>	Operational Amplifiers	7-3	<b><math>\mu A592DM</math></b>	Special Functions	11-34
<b><math>\mu A301ASC</math></b>	Operational Amplifiers	7-3	<b><math>\mu A592PC</math></b>	Special Functions	11-34
<b><math>\mu A301ATC</math></b>	Operational Amplifiers	7-3	<b><math>\mu A592SC</math></b>	Special Functions	11-34
<b><math>\mu A305AHC</math></b>	Voltage Regulators	6-3	<b><math>\mu A592TC</math></b>	Special Functions	11-34
<b><math>\mu A305HC</math></b>	Voltage Regulators	6-3	<b><math>\mu A685DM</math></b>	Comparators	8-32
<b><math>\mu A308AHC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A685DV</math></b>	Comparators	8-32
<b><math>\mu A308ASC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A685HM</math></b>	Comparators	8-32
<b><math>\mu A308ATC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A685HV</math></b>	Comparators	8-32
<b><math>\mu A308HC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A685PV</math></b>	Comparators	8-32
<b><math>\mu A308SC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A685SV</math></b>	Comparators	8-32
<b><math>\mu A308TC</math></b>	Operational Amplifiers	7-14	<b><math>\mu A687ADM</math></b>	Comparators	8-42
<b><math>\mu A311HC</math></b>	Comparators	8-3	<b><math>\mu A687ADV</math></b>	Comparators	8-42
<b><math>\mu A311SC</math></b>	Comparators	8-3	<b><math>\mu A687APV</math></b>	Comparators	8-42

Device	Description	Page	Device	Description	Page
$\mu A687DM$	Comparators	8-42	$\mu A723HM$	Voltage Regulators	6-55
$\mu A687DV$	Comparators	8-42	$\mu A723HMQB$	Hi-Rel Voltage Regulators	13-23
$\mu A687PV$	Comparators	8-42	$\mu A723LMQB$	Hi-Rel Voltage Regulators	13-23
$\mu A702DMQB$	Hi-Rel Operational Amplifiers	14-55	$\mu A723PC$	Voltage Regulators	6-55
$\mu A702FMQB$	Hi-Rel Operational Amplifiers	14-55	$\mu A723SC$	Voltage Regulators	6-55
$\mu A702HMQB$	Hi-Rel Operational Amplifiers	14-55	$\mu A725AHM$	Operational Amplifiers	7-88
$\mu A709ADMQB$	Hi-Rel Operational Amplifiers	14-59	$\mu A725AHMQB$	Hi-Rel Operational Amplifiers	14-75
$\mu A709AFMQB$	Hi-Rel Operational Amplifiers	14-59	$\mu A725EHC$	Operational Amplifiers	7-88
$\mu A709AHM$	Operational Amplifiers	7-58	$\mu A725HC$	Operational Amplifiers	7-88
$\mu A709AHMQB$	Hi-Rel Operational Amplifiers	14-59	$\mu A725HM$	Operational Amplifiers	7-88
$\mu A709DMQB$	Hi-Rel Operational Amplifiers	14-63	$\mu A725HMQB$	Hi-Rel Operational Amplifiers	14-79
$\mu A709FMQB$	Hi-Rel Operational Amplifiers	14-63	$\mu A725TC$	Operational Amplifiers	7-88
$\mu A709HC$	Operational Amplifiers	7-58	$\mu A733DC$	Special Functions	11-39
$\mu A709HM$	Operational Amplifiers	7-58	$\mu A733DM$	Special Functions	11-39
$\mu A709HMQB$	Hi-Rel Operational Amplifiers	14-63	$\mu A733DMQB$	Hi-Rel Special Functions	18-11
$\mu A709PC$	Operational Amplifiers	7-58	$\mu A733FMQB$	Hi-Rel Special Functions	18-11
$\mu A709SC$	Operational Amplifiers	7-58	$\mu A733HC$	Special Functions	11-39
$\mu A709TC$	Operational Amplifiers	7-58	$\mu A733HM$	Special Functions	11-39
$\mu A710DC$	Comparators	8-44	$\mu A733HMQB$	Hi-Rel Special Functions	18-11
$\mu A710DM$	Comparators	8-44	$\mu A733PC$	Special Functions	11-39
$\mu A710DMQB$	Hi-Rel Comparators	15-15	$\mu A733SC$	Special Functions	11-39
$\mu A710FMQB$	Hi-Rel Comparators	15-15	$\mu A741ADMQB$	Hi-Rel Operational Amplifiers	14-83
$\mu A710HC$	Comparators	8-44	$\mu A741AFMQB$	Hi-Rel Operational Amplifiers	14-83
$\mu A710HM$	Comparators	8-44	$\mu A741AHM$	Operational Amplifiers	7-100
$\mu A710HMQB$	Hi-Rel Comparators	15-15	$\mu A741AHMQB$	Hi-Rel Operational Amplifiers	14-83
$\mu A710PC$	Comparators	8-44	$\mu A741ARM$	Operational Amplifiers	7-100
$\mu A711DC$	Comparators	8-51	$\mu A741ARMQB$	Hi-Rel Operational Amplifiers	14-83
$\mu A711DM$	Comparators	8-51	$\mu A741DMQB$	Hi-Rel Operational Amplifiers	14-87
$\mu A711DMQB$	Hi-Rel Comparators	15-19	$\mu A741EHC$	Operational Amplifiers	7-100
$\mu A711FMQB$	Hi-Rel Comparators	15-19	$\mu A741ERC$	Operational Amplifiers	7-100
$\mu A711HC$	Comparators	8-51	$\mu A741ETC$	Operational Amplifiers	7-100
$\mu A711HM$	Comparators	8-51	$\mu A741FMQB$	Hi-Rel Operational Amplifiers	14-87
$\mu A711HMQB$	Hi-Rel Operational Amplifiers	15-19	$\mu A741HC$	Operational Amplifiers	7-100
$\mu A711PC$	Comparators	8-51	$\mu A741HM$	Operational Amplifiers	7-100
$\mu A714AHM$	Operational Amplifiers	7-67	$\mu A741HMQB$	Hi-Rel Operational Amplifiers	14-87
$\mu A714EHC$	Operational Amplifiers	7-67	$\mu A741RC$	Operational Amplifiers	7-100
$\mu A714HC$	Operational Amplifiers	7-67	$\mu A741RM$	Operational Amplifiers	7-100
$\mu A714HM$	Operational Amplifiers	7-67	$\mu A741RMQB$	Hi-Rel Operational Amplifiers	14-87
$\mu A714HMQB$	Hi-Rel Operational Amplifiers	14-67	$\mu A741SC$	Operational Amplifiers	7-100
$\mu A714LHC$	Operational Amplifiers	7-67	$\mu A741TC$	Operational Amplifiers	7-100
$\mu A714LSC$	Operational Amplifiers	7-67	$\mu A747ADM$	Operational Amplifiers	7-109
$\mu A714LTC$	Operational Amplifiers	7-67	$\mu A747ADMQB$	Hi-Rel Operational Amplifiers	14-91
$\mu A714SC$	Operational Amplifiers	7-67	$\mu A747AFMQB$	Hi-Rel Operational Amplifiers	14-91
$\mu A714TC$	Operational Amplifiers	7-67	$\mu A747AHM$	Operational Amplifiers	7-109
$\mu A715HC$	Operational Amplifiers	7-80	$\mu A747AHMQB$	Hi-Rel Operational Amplifiers	14-91
$\mu A715HM$	Operational Amplifiers	7-80	$\mu A747DC$	Operational Amplifiers	7-109
$\mu A715DM$	Operational Amplifiers	7-80	$\mu A747DM$	Operational Amplifiers	7-109
$\mu A715DC$	Operational Amplifiers	7-80	$\mu A747DMQB$	Hi-Rel Operational Amplifiers	14-95
$\mu A715HMQB$	Hi-Rel Operational Amplifiers	14-71	$\mu A747EDC$	Operational Amplifiers	7-109
$\mu A723DC$	Voltage Regulators	6-55	$\mu A747EHC$	Operational Amplifiers	7-109
$\mu A723DM$	Voltage Regulators	6-55	$\mu A747FMQB$	Hi-Rel Operational Amplifiers	14-95
$\mu A723DMQB$	Hi-Rel Voltage Regulators	13-23	$\mu A747HC$	Operational Amplifiers	7-109
$\mu A723HC$	Voltage Regulators	6-55	$\mu A747HM$	Operational Amplifiers	7-109

## Alpha Numeric Index

<b>Device</b>	<b>Description</b>	<b>Page</b>	<b>Device</b>	<b>Description</b>	<b>Page</b>
<b><math>\mu A747HMQB</math></b>	Hi-Rel Operational Amplifiers	14-95	<b><math>\mu A774BDM</math></b>	Operational Amplifiers	7-155
<b><math>\mu A747PC</math></b>	Operational Amplifiers	7-109	<b><math>\mu A774BDMQB</math></b>	Hi-Rel Operational Amplifiers	14-111
<b><math>\mu A747SC</math></b>	Operational Amplifiers	7-109	<b><math>\mu A774BPC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A748HC</math></b>	Operational Amplifiers	7-118	<b><math>\mu A774DC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A748HM</math></b>	Operational Amplifiers	7-118	<b><math>\mu A774DM</math></b>	Operational Amplifiers	7-155
<b><math>\mu A748RC</math></b>	Operational Amplifiers	7-118	<b><math>\mu A774LDC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A748SC</math></b>	Operational Amplifiers	7-118	<b><math>\mu A774LPC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A748TC</math></b>	Operational Amplifiers	7-118	<b><math>\mu A774PC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A759HC</math></b>	Operational Amplifiers	7-128	<b><math>\mu A774SC</math></b>	Operational Amplifiers	7-155
<b><math>\mu A759HM</math></b>	Operational Amplifiers	7-128	<b><math>\mu A776HC</math></b>	Operational Amplifiers	7-162
<b><math>\mu A759HMQB</math></b>	Hi-Rel Operational Amplifiers	14-99	<b><math>\mu A776HMQB</math></b>	Hi-Rel Operational Amplifiers	14-115
<b><math>\mu A759U1C</math></b>	Operational Amplifiers	7-128	<b><math>\mu A776TC</math></b>	Operational Amplifiers	7-162
<b><math>\mu A760DC</math></b>	Comparators	8-56	<b><math>\mu A798SC</math></b>	Operational Amplifiers	7-172
<b><math>\mu A760DM</math></b>	Comparators	8-56	<b><math>\mu A798TC</math></b>	Operational Amplifiers	7-172
<b><math>\mu A760DMQB</math></b>	Hi-Rel Comparators	15-23	<b><math>\mu A1458CHC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A760HC</math></b>	Comparators	8-56	<b><math>\mu A1458CRC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A760HM</math></b>	Comparators	8-56	<b><math>\mu A1458CTC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A760HMQB</math></b>	Hi-Rel Comparators	15-23	<b><math>\mu A1458HC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A760RC</math></b>	Comparators	8-56	<b><math>\mu A1458RC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A760RM</math></b>	Comparators	8-56	<b><math>\mu A1458SC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A771ARC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1458TC</math></b>	Operational Amplifiers	7-27
<b><math>\mu A771ARM</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1488DC</math></b>	Interface	9-3
<b><math>\mu A771ASC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1488PC</math></b>	Interface	9-3
<b><math>\mu A771ATC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1488SC</math></b>	Interface	9-3
<b><math>\mu A771BHMQB</math></b>	Hi-Rel Operational Amplifiers	14-103	<b><math>\mu A1489ADC</math></b>	Interface	9-7
<b><math>\mu A771BRC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1489APC</math></b>	Interface	9-7
<b><math>\mu A771BRM</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1489DC</math></b>	Interface	9-7
<b><math>\mu A771BRMQB</math></b>	Hi-Rel Operational Amplifiers	14-103	<b><math>\mu A1489PC</math></b>	Interface	9-7
<b><math>\mu A771BSC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1489SC</math></b>	Interface	9-7
<b><math>\mu A771BTC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1524ADM</math></b>	Voltage Regulators	6-36
<b><math>\mu A771LRC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1524ADMQB</math></b>	Hi-Rel Voltage Regulators	13-95
<b><math>\mu A771LSC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1558HM</math></b>	Operational Amplifiers	7-27
<b><math>\mu A771LTC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1558HMQB</math></b>	Hi-Rel Operational Amplifiers	14-31
<b><math>\mu A771RC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1558R</math></b>	Operational Amplifiers	7-27
<b><math>\mu A771SC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A1558RMQB</math></b>	Hi-Rel Operational Amplifiers	14-31
<b><math>\mu A771TC</math></b>	Operational Amplifiers	7-140	<b><math>\mu A2101ADMQB</math></b>	Hi-Rel Operational Amplifiers	14-35
<b><math>\mu A772ARC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2101DMQB</math></b>	Hi-Rel Operational Amplifiers	14-39
<b><math>\mu A772ARM</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2108ADMQB</math></b>	Hi-Rel Operational Amplifiers	14-43
<b><math>\mu A772ASC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2108DMQB</math></b>	Hi-Rel Operational Amplifiers	14-47
<b><math>\mu A772ATC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2111DMQB</math></b>	Hi-Rel Comparators	15-11
<b><math>\mu A772BHMQB</math></b>	Hi-Rel Operational Amplifiers	14-107	<b>F2212DC</b>	Special Functions	11-63
<b><math>\mu A772BRC</math></b>	Operational Amplifiers	7-148	<b>F2212PC</b>	Special Functions	11-63
<b><math>\mu A772BRM</math></b>	Operational Amplifiers	7-148	<b>F2212QC</b>	Special Functions	11-63
<b><math>\mu A772BRMQB</math></b>	Hi-Rel Operational Amplifiers	14-107	<b>F2224DC</b>	Special Functions	11-63
<b><math>\mu A772BSC</math></b>	Operational Amplifiers	7-148	<b>F2224PC</b>	Special Functions	11-63
<b><math>\mu A772BTC</math></b>	Operational Amplifiers	7-148	<b>F2224QC</b>	Special Functions	11-63
<b><math>\mu A772LRC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2240DC</math></b>	Special Functions	11-3
<b><math>\mu A772LSC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2240PC</math></b>	Special Functions	11-3
<b><math>\mu A772LTC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2460DC</math></b>	Disk Drives	5-5
<b><math>\mu A772RC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2460QC</math></b>	Disk Drives	5-5
<b><math>\mu A772SC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2461DC</math></b>	Disk Drives	5-5
<b><math>\mu A772TC</math></b>	Operational Amplifiers	7-148	<b><math>\mu A2461QC</math></b>	Disk Drives	5-5
<b><math>\mu A774BDC</math></b>	Operational Amplifiers	7-155			

Device	Description	Page	Device	Description	Page
$\mu A2470DC$	Disk Drives	5-13	$\mu A3503DM$	Operational Amplifiers	7-40
$\mu A2480FC$	Disk Drives	5-33	$\mu A3524ADC$	Voltage Regulators	6-36
$\mu A2480TC$	Disk Drives	5-33	$\mu A3524APC$	Voltage Regulators	6-36
$\mu A2482DC$	Disk Drives	5-24	$\mu A3680DV$	Special Functions	11-19
$\mu A2482RDC$	Disk Drives	5-24	$\mu A3680PV$	Special Functions	11-19
$\mu A2484DC$	Disk Drives	5-24	$\mu A3680SV$	Special Functions	11-19
$\mu A2484FC$	Disk Drives	5-24	$\mu A4136DC$	Operational Amplifiers	7-50
$\mu A2484GC$	Disk Drives	5-23	$\mu A4136DMQB$	Hi-Rel Operational Amplifiers	14-51
$\mu A2484RDC$	Disk Drives	5-24	$\mu A4136PC$	Operational Amplifiers	7-50
$\mu A2484RFC$	Disk Drives	5-24	$\mu A4136SC$	Operational Amplifiers	7-50
$\mu A2484RGC$	Disk Drives	5-23	$\mu A6685DM$	Comparators	8-21
$\mu A2485DC$	Disk Drives	5-24	$\mu A6685DV$	Comparators	8-21
$\mu A2485FC$	Disk Drives	5-25	$\mu A6685HM$	Comparators	8-21
$\mu A2485GC$	Disk Drives	5-25	$\mu A6685HV$	Comparators	8-21
$\mu A2485RDC$	Disk Drives	5-24	$\mu A6685PV$	Comparators	8-21
$\mu A2485RFC$	Disk Drives	5-25	$\mu A6685SV$	Comparators	8-21
$\mu A2485RGC$	Disk Drives	5-25	$\mu A6687DM$	Comparators	8-30
$\mu A2486DC$	Disk Drives	5-25	$\mu A6687DV$	Comparators	8-30
$\mu A2486QC$	Disk Drives	5-25	$\mu A6687PV$	Comparators	8-30
$\mu A2486RDC$	Disk Drives	5-25	$\mu A7392DV$	Special Functions	11-45
$\mu A2486RQC$	Disk Drives	5-25	$\mu A7392PV$	Special Functions	11-45
$\mu A2488GC$	Disk Drives	5-26	$\mu A7805KC$	Voltage Regulators	6-111
$\mu A2488QC$	Disk Drives	5-26	$\mu A7805KM$	Voltage Regulators	6-111
$\mu A2488RGC$	Disk Drives	5-26	$\mu A7805KMQB$	Hi-Rel Voltage Regulators	13-55
$\mu A2488RQC$	Disk Drives	5-26	$\mu A7805UC2$	Voltage Regulators	6-111
$\mu A2490DC$	Disk Drives	5-36	$\mu A7805UC$	Voltage Regulators	6-111
$\mu A2490QC$	Disk Drives	5-37	$\mu A7806KC$	Voltage Regulators	6-111
$\mu A2524ADV$	Voltage Regulators	6-36	$\mu A7806KM$	Voltage Regulators	6-111
$\mu A2524APV$	Voltage Regulators	6-36	$\mu A7806UC$	Voltage Regulators	6-111
$\mu A2580DC$	Disk Drives	5-51	$\mu A7808KC$	Voltage Regulators	6-111
$\mu A2580FC$	Disk Drives	5-51	$\mu A7808KM$	Voltage Regulators	6-111
$\mu A2580SC$	Disk Drives	5-51	$\mu A7808UC$	Voltage Regulators	6-111
$\mu A2901DV$	Comparators	8-11	$\mu A7812KC$	Voltage Regulators	6-111
$\mu A2901PV$	Comparators	8-11	$\mu A7812KM$	Voltage Regulators	6-111
$\mu A2902PV$	Operational Amplifiers	7-22	$\mu A7812KMQB$	Hi-Rel Voltage Regulators	13-59
$\mu A3045DMQB$	Hi-Rel Special Functions	18-3	$\mu A7812UC2$	Voltage Regulators	6-111
$\mu A3046PC$	Special Functions	11-13	$\mu A7812UC$	Voltage Regulators	6-111
$\mu A3046SC$	Special Functions	11-13	$\mu A7815KC$	Voltage Regulators	6-111
$\mu A3086DV$	Special Functions	11-13	$\mu A7815KM$	Voltage Regulators	6-111
$\mu A3086PV$	Special Functions	11-13	$\mu A7815KMQB$	Hi-Rel Voltage Regulators	13-63
$\mu A3086SV$	Special Functions	11-13	$\mu A7815UC$	Voltage Regulators	6-111
$\mu A3302DV$	Comparators	8-11	$\mu A7818KC$	Voltage Regulators	6-111
$\mu A3302PV$	Comparators	8-11	$\mu A7818KM$	Voltage Regulators	6-111
$\mu A3302SV$	Comparators	8-11	$\mu A7818UC$	Voltage Regulators	6-111
$\mu A3303DV$	Operational Amplifiers	7-40	$\mu A7824KC$	Voltage Regulators	6-111
$\mu A3303PV$	Operational Amplifiers	7-40	$\mu A7824KM$	Voltage Regulators	6-111
$\mu A3403DC$	Operational Amplifiers	7-40	$\mu A7824UC$	Voltage Regulators	6-111
$\mu A3403PC$	Operational Amplifiers	7-40	$\mu A7885UC$	Voltage Regulators	6-111
$\mu A3403SC$	Operational Amplifiers	7-40	$\mu A7905KC$	Voltage Regulators	6-135
$\mu A3486DC$	Interface	9-17	$\mu A7905KM$	Voltage Regulators	6-135
$\mu A3486PC$	Interface	9-17	$\mu A7905KMQB$	Hi-Rel Voltage Regulators	13-83
$\mu A3487DC$	Interface	9-21	$\mu A7905UC$	Voltage Regulators	6-135
$\mu A3487PC$	Interface	9-21	$\mu A7908KC$	Voltage Regulators	6-135

## Alpha Numeric Index

<b>Device</b>	<b>Description</b>	<b>Page</b>	<b>Device</b>	<b>Description</b>	<b>Page</b>
$\mu$ A7908KM	Voltage Regulators	6-135	$\mu$ A9645PC(3245)	Interface	9-139
$\mu$ A7908UC	Voltage Regulators	6-135	$\mu$ A9665DC	Interface	9-143
$\mu$ A7912KC	Voltage Regulators	6-135	$\mu$ A9665PC	Interface	9-143
$\mu$ A7912KM	Voltage Regulators	6-135	$\mu$ A9666DC	Interface	9-143
$\mu$ A7912KMQB	Hi-Rel Voltage Regulators	13-87	$\mu$ A9666DM	Interface	9-143
$\mu$ A7912UC	Voltage Regulators	6-135	$\mu$ A9666PC	Interface	9-143
$\mu$ A7915KC	Voltage Regulators	6-135	$\mu$ A9667DC	Interface	9-143
$\mu$ A7915KM	Voltage Regulators	6-135	$\mu$ A9667DM	Interface	9-143
$\mu$ A7915KMQB	Hi-Rel Voltage Regulators	13-91	$\mu$ A9667DMQB	Hi-Rel Interface	16-59
$\mu$ A7915UC	Voltage Regulators	6-135	$\mu$ A9667PC	Interface	9-143
$\mu$ A9614DC	Interface	9-72	$\mu$ A9668DC	Interface	9-143
$\mu$ A9614DM	Interface	9-72	$\mu$ A9668DM	Interface	9-143
$\mu$ A9614DMQB	Hi-Rel Interface	16-15	$\mu$ A9668PC	Interface	9-143
$\mu$ A9614FMQB	Hi-Rel Interface	16-15	$\mu$ A9679TC	Interface	9-149
$\mu$ A9614LMQB	Hi-Rel Interface	16-15	$\mu$ A55107ADM	Interface	9-25
$\mu$ A9614PC	Interface	9-72	$\mu$ A55107ADMQB	Hi-Rel Interface	16-3
$\mu$ A9615DC	Interface	9-79	$\mu$ A55110ADM	Interface	9-34
$\mu$ A9615DM	Interface	9-79	$\mu$ A55110ADMQB	Hi-Rel Interface	16-7
$\mu$ A9615DMQB	Hi-Rel Interface	16-19	$\mu$ A55452BRMQB	Hi-Rel Interface	16-11
$\mu$ A9615FMQB	Hi-Rel Interface	16-19	$\mu$ A75107ADC	Interface	9-25
$\mu$ A9615LMQB	Hi-Rel Interface	16-19	$\mu$ A75107APC	Interface	9-25
$\mu$ A9615PC	Interface	9-79	$\mu$ A75107ASC	Interface	9-25
$\mu$ A9616HDMQB	Hi-Rel Interface	16-23	$\mu$ A75107BDC	Interface	9-25
$\mu$ A9616HLMQB	Hi-Rel Interface	16-23	$\mu$ A75107BPC	Interface	9-25
$\mu$ A9622DMQB	Hi-Rel Interface	16-27	$\mu$ A75107BSC	Interface	9-25
$\mu$ A9622FMQB	Hi-Rel Interface	16-27	$\mu$ A75108BPC	Interface	9-25
$\mu$ A9622LMQB	Hi-Rel Interface	16-27	$\mu$ A75108BSC	Interface	9-25
$\mu$ A9624DMQB	Hi-Rel Interface	16-31	$\mu$ A75110ADC	Interface	9-34
$\mu$ A9624FMQB	Hi-Rel Interface	16-31	$\mu$ A75110APC	Interface	9-34
$\mu$ A9625DMQB	Hi-Rel Interface	16-35	$\mu$ A75110ASC	Interface	9-34
$\mu$ A9625FMQB	Hi-Rel Interface	16-35	$\mu$ A75150PC	Interface	9-40
$\mu$ A9627DMQB	Hi-Rel Interface	16-39	$\mu$ A75150RC	Interface	9-40
$\mu$ A9636ARC	Interface	9-113	$\mu$ A75150SC	Interface	9-40
$\mu$ A9636ARM	Interface	9-113	$\mu$ A75150TC	Interface	9-40
$\mu$ A9636ARMQB	Hi-Rel Interface	16-43	$\mu$ A75154DC	Interface	9-45
$\mu$ A9636ATC	Interface	9-113	$\mu$ A75154PC	Interface	9-45
$\mu$ A9637ARC	Interface	9-118	$\mu$ A75450DC	Interface	9-53
$\mu$ A9637ARM	Interface	9-118	$\mu$ A75450PC	Interface	9-53
$\mu$ A9637ARMQB	Hi-Rel Interface	16-47	$\mu$ A75451RC	Interface	9-56
$\mu$ A9637ASC	Interface	9-118	$\mu$ A75451SC	Interface	9-56
$\mu$ A9637ATC	Interface	9-118	$\mu$ A75451TC	Interface	9-56
$\mu$ A9638RC	Interface	9-122	$\mu$ A75452SC	Interface	9-59
$\mu$ A9638RM	Interface	9-122	$\mu$ A75452TC	Interface	9-59
$\mu$ A9638RMQB	Hi-Rel Interface	16-51	$\mu$ A75453RC	Interface	9-62
$\mu$ A9638SC	Interface	9-122	$\mu$ A75453SC	Interface	9-62
$\mu$ A9638TC	Interface	9-122	$\mu$ A75453TC	Interface	9-62
$\mu$ A9639ARMQB	Hi-Rel Interface	16-55	$\mu$ A75461TC	Interface	9-56
$\mu$ A9639ATC	Interface	9-126	$\mu$ A75462TC	Interface	9-59
$\mu$ A9640DC(26S10)	Interface	9-130	$\mu$ A75471TC	Interface	9-56
$\mu$ A9640DM(26S10)	Interface	9-130	$\mu$ A75472TC	Interface	9-59
$\mu$ A9640PC(26S10)	Interface	9-130	$\mu$ A75491PC	Interface	9-68
$\mu$ A9643TC	Interface	9-135	$\mu$ A75492PC	Interface	9-68
$\mu$ A9645DC(3245)	Interface	9-139	$\mu$ A77000U1C	Operational Amplifiers	7-128

## Alpha Numeric Index

<b>Device</b>	<b>Description</b>	<b>Page</b>	<b>Device</b>	<b>Description</b>	<b>Page</b>
<b>μA96172DC</b>	Interface	9-87	<b>F3054DC</b>	Special Functions	11-89
<b>μA96172PC</b>	Interface	9-87	<b>F3057DC</b>	Special Functions	11-89
<b>μA96173DC</b>	Interface	9-92	<b>FSP100DC</b>	Special Functions	11-51
<b>μA96173PC</b>	Interface	9-92	<b>FSP100LC</b>	Special Functions	11-51
<b>μA96174DC</b>	Interface	9-87	<b>10101</b>	JAN Hi-Rel Operational Amplifiers	14-83
<b>μA96174PC</b>	Interface	9-87	<b>10102</b>	JAN Hi-Rel Operational Amplifiers	14-91
<b>μA96175DC</b>	Interface	9-92	<b>10103</b>	JAN Hi-Rel Operational Amplifiers	14-3
<b>μA96175PC</b>	Interface	9-92	<b>10104</b>	JAN Hi-Rel Operational Amplifiers	14-11
<b>μA96176RC</b>	Interface	9-97	<b>10108</b>	JAN Hi-Rel Operational Amplifiers	14-31
<b>μA96176TC</b>	Interface	9-97	<b>10201</b>	JAN Hi-Rel Voltage Regulators	13-23
<b>μA96177RC</b>	Interface	9-105	<b>10304</b>	JAN Hi-Rel Comparators	15-3
<b>μA96177TC</b>	Interface	9-105	<b>10403</b>	JAN Hi-Rel Interface	16-15
<b>μA96178RC</b>	Interface	9-105	<b>10404</b>	JAN Hi-Rel Interface	16-19
<b>μA96178TC</b>	Interface	9-105	<b>10701</b>	JAN Hi-Rel Voltage Regulators	13-7
<b>μA96501DC</b>	Data Acquisition	10-34	<b>10702</b>	JAN Hi-Rel Voltage Regulators	13-27
<b>μA96502DC</b>	Data Acquisition	10-34	<b>10703</b>	JAN Hi-Rel Voltage Regulators	13-39
<b>μA96503DC</b>	Data Acquisition	10-34	<b>10704</b>	JAN Hi-Rel Voltage Regulators	13-43
<b>μAV22DC</b>	Special Functions	11-102	<b>10706</b>	JAN Hi-Rel Voltage Regulators	13-55
<b>μAV22PC</b>	Special Functions	11-102	<b>10707</b>	JAN Hi-Rel Voltage Regulators	13-59
<b>μAV22QC</b>	Special Functions	11-102	<b>10708</b>	JAN Hi-Rel Voltage Regulators	13-63
<b>DAC08CDC</b>	Data Acquisition	10-3	<b>10802</b>	JAN Hi-Rel Special Functions	18-3
<b>DAC08CPC</b>	Data Acquisition	10-3	<b>10901</b>	JAN Hi-Rel Special Functions	18-7
<b>DAC08DM</b>	Data Acquisition	10-3	<b>11001</b>	JAN Hi-Rel Operational Amplifiers	14-27
<b>DAC08EDC</b>	Data Acquisition	10-3	<b>11004</b>	JAN Hi-Rel Operational Amplifiers	14-51
<b>DAC08EPC</b>	Data Acquisition	10-3	<b>11005</b>	JAN Hi-Rel Operational Amplifiers	14-23
<b>DAC1408ADC</b>	Data Acquisition	10-12	<b>11201</b>	JAN Hi-Rel Comparators	15-7
<b>DAC1408APC</b>	Data Acquisition	10-12	<b>11301</b>	JAN Hi-Rel Comparators	15-15
<b>DAC1408BDC</b>	Data Acquisition	10-12	<b>11302</b>	JAN Hi-Rel Comparators	15-19
<b>DAC1408BPC</b>	Data Acquisition	10-12	<b>11305</b>	JAN Hi-Rel Comparators	15-11
<b>DAC1408CDC</b>	Data Acquisition	10-12	<b>11501</b>	JAN Hi-Rel Voltage Regulators	13-67
<b>DAC1408CPC</b>	Data Acquisition	10-12	<b>11502</b>	JAN Hi-Rel Voltage Regulators	13-75
<b>DAC1508DM</b>	Data Acquisition	10-12	<b>11503</b>	JAN Hi-Rel Voltage Regulators	13-79
<b>F30S54DC</b>	Special Functions	11-64	<b>11505</b>	JAN Hi-Rel Voltage Regulators	13-83
<b>F30S57DC</b>	Special Functions	11-64	<b>11506</b>	JAN Hi-Rel Voltage Regulators	13-87
<b>F30S64DC</b>	Special Functions	11-76	<b>11507</b>	JAN Hi-Rel Voltage Regulators	13-91
<b>F30S67DC</b>	Special Functions	11-76			



# Industry Cross Reference Guide

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
<b>AMD</b>		<b>AMD (Cont.)</b>		<b>INTERSIL (Cont.)</b>	
715DC	μA715DC	AM685DL	μA685DV	NE556N	μA556PC
715HC	μA715HC	AM685DM	μA685DM	μA723DC	μA723DC
715DM	μA715DM	AM685HL	μA685HV	μA723DM	μA723DM
715HM	μA715HM	AM685HM	μA685HM	μA723HC	μA723HC
723DC	μA723DC	AM685LL	μA685SV	μA723HM	μA723HM
723DM	μA723DM	AM687DL	μA687DM	μA723PC	μA723PC
723HC	μA723HC	AM687DL	μA687DV	μA733HC	μA733HC
723HM	μA723HM	AM687DM	μA687DM	μA733HM	μA733HM
723PC	μA723PC	DAC-08CQ	DAC08CDC	μA741FM	μA741FM
725HC	μA725HC	DAC-08EQ	DAC08EDC	μA741HC	μA741HC
725HM	μA725HM	LM101H	μA101HM	μA741HM	μA741HM
733DC	μA733DC	LM101AH	μA101AHM	μA741TC	μA741TC
733DM	μA733DM	LM105H	μA105HM	μA748HC	μA748HC
733HC	μA733HC	LM108AH	μA108AHM	μA748HM	μA748HM
733HM	μA733HM	LM111H	μA111HM	μA748TC	μA748TC
741FM	μA741FM	LM124D	μA124DM		
741HC	μA741HC	LM139D	μA139DM	<b>MOTOROLA</b>	
741HM	μA741HM	LM201H	μA201HC	AM26LS31DC	μA26LS31DC
741AFM	μA741AFM	LM201AH	μA201AHV	AM26LS31PC	μA26LS31PC
741AHM	μA741AHM	LM208AH	μA208AHV	AM26LS32DC	μA26LS32DC
741EHC	μA741EHC	LM224D	μA224DV	AM26LS32PC	μA26LS32PC
747DC	μA747DC	LM301AH	μA301AHC	DAC08EP	DAC08EPC
747DM	μA747DM	MC1488L	μA1488SC	DAC08PC	DAC08CPC
747HC	μA747HC	MC1489L	μA1489SC	LM101AH	μA101AHM
747HM	μA747HM	SN75107BJ	μA75107BDC	LM105HM	μA105HM
747PC	μA747PC	SN75107BN	μA75107BPC	LM108H	μA108HM
747ADM	μA747ADM	SN75110J	μA75110DC	LM108AH	μA108AHM
747AHM	μA747AHM	SN75110N	μA75110PC	LM111H	μA111HM
747EDC	μA747EDC	SN75450BJ	μA75450BDC	LM111J-8	μA111RM
747EHC	μA747EHC	SN75450BN	μA75450BPC	LM117K	μA117KM
748HC	μA748HC			LM124J	μA124DM
748HM	μA748HM	<b>INTERSIL</b>		LM139J	μA139DM
AM1408L6	DAC1408ADC	ICL108LNTY	μA108HM	LM201AH	μA201AHV
AM1408L7	DAC1408BDC	ICL741CHSPA	μA741TC	LM208AH	μA208AHM
AM1408L8	DAC1408CDC	ICL741MHSTY	μA741HM	LM217K	μA217UV
AM1508L8	DAC1508DM	LM101AH	μA101AHM	LM224J	μA224DV
AM26LS31DM	μA26LS31DM	LM105H	μA105HM	LM239J	μA239DC
AM26LS31PC	μA26LS31PC	LM108H	μA108HM	LM301AH	μA301AHC
AM26LS31DC	μA26LS31DC	LM108AH	μA108AHM	LM301AN	μA301ATC
AM26LS32DC	μA26LS32DC	LM111H	μA111HM	LM308AH	μA308AHC
AM26LS32PC	μA26LS32PC	LM124J	μA124DM	LM308AN	μA308ATC
AM6685DL	μA6685DV	LM301AH	μA301AHC	LM311H	μA311HC
AM6685DM	μA6685DM	LM301AN	μA301ATC	LM311J-8	μA311RC
AM6685HL	μA6685HV	LM305H	μA305HC	LM311N	μA311TC
AM6685HM	μA6685HM	LM308H	μA308HC	LM317K	μA317KC
AM6685LL	μA6685SV	LM308AH	μA308AHC	LM317T	μA317UC
AM6687DL	μA6687DV	LM308AN	μA308ATC	LM324J	μA324DC
AM6687DM	μA6687DM	NE555N	μA555TC	LM339J	μA339DC

**\*Note**

Not exact package replacement

**Industry**  
**Cross Reference Guide**

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
<b>MOTOROLA (Cont.)</b>		<b>MOTOROLA (Cont.)</b>		<b>MOTOROLA (Cont.)</b>	
LM348J	$\mu$ A348DC	MC1711G	$\mu$ A711HM	MC7805K	$\mu$ A7805KM
LM348N	$\mu$ A348PC	MC1711L	$\mu$ A711DM	MC7805CK	$\mu$ A7805KC
LM350K	$\mu$ A350KC	MC1723CG	$\mu$ A723HC	MC7805CT	$\mu$ A7805UC
LM350T	$\mu$ A350UC	MC1723CL	$\mu$ A723DC	MC7812K	$\mu$ A7812KM
LM710CH	$\mu$ A710HC	MC1723CP	$\mu$ A723PC	MC7812CK	$\mu$ A7812KC
LM711CH	$\mu$ A711HC	MC1723G	$\mu$ A723HM	MC7812CT	$\mu$ A7812UC
LM723CH	$\mu$ A723HC	MC1723L	$\mu$ A723DM	MC7815K	$\mu$ A7815KM
LM723CJ	$\mu$ A723DC	MC1733G	$\mu$ A733HM	MC7815CK	$\mu$ A7815KC
LM741CH	$\mu$ A741HC	MC1733L	$\mu$ A733DM	MC7815CT	$\mu$ A7815UC
LM741CN	$\mu$ A741TC	MC1733CG	$\mu$ A733HC	MC7818K	$\mu$ A7818KM
LM2901N	$\mu$ A2901PC	MC1733CL	$\mu$ A733DC	MC7818CK	$\mu$ A7818KC
MC1408L7	DAC1408EDC	MC1741CG	$\mu$ A741HC	MC7818CT	$\mu$ A7818UC
MC1408L8	DAC1408ADC	MC1741CP1	$\mu$ A741TC	MC7824K	$\mu$ A7824KM
MC1408P6	DAC1408CPC	MC1741CU	$\mu$ A741RC	MC7824CK	$\mu$ A7824KC
MC1408P7	DAC1408BPC	MC1741G	$\mu$ A741HM	MC7824CT	$\mu$ A7824UC
MC1408P8	DAC1408APC	MC1747CG	$\mu$ A747HC	MC78L05ACP	$\mu$ A78L05AWC
MC1411P	$\mu$ A9665PC	MC1747CL	$\mu$ A747DC	MC78L12ACP	$\mu$ A78L12AWC
MC1412P	$\mu$ A9666PC	MC1747CP2	$\mu$ A747PC	MC78L15ACP	$\mu$ A78L15AWC
MC1413P	$\mu$ A9667PC	MC1747G	$\mu$ A747HM	MC78M05CG	$\mu$ A78M05HC
MC1416P	$\mu$ A9668PC	MC1747L	$\mu$ A747DM	MC78M05CT	$\mu$ A78M05UC
MC1455P1	$\mu$ A555TC	MC1748CG	$\mu$ A748HC	MC78M06CG	$\mu$ A78M06HC
MC1458CG	$\mu$ A1458CHC	MC1748CP1	$\mu$ A748TC	MC78M06CT	$\mu$ A78M06UC
MC1458CP1	$\mu$ A1458CTC	MC1748G	$\mu$ A748HM	MC78M08CG	$\mu$ A78M08HC
MC1458CU	$\mu$ A1458CRC	MC1776CG	$\mu$ A776HC	MC78M08CT	$\mu$ A78M08UC
MC1458G	$\mu$ A1458HC	MC1776CP1	$\mu$ A776TC	MC78M12CG	$\mu$ A78M12HC
MC1458P1	$\mu$ A1458TC	MC1776G	$\mu$ A776HM	MC78M12CT	$\mu$ A78M12UC
MC1458U	$\mu$ A1458RC	MC3303P	$\mu$ A3303PV	MC78M15CT	$\mu$ A78M15UC
MC1488L	$\mu$ A1488DC	MC3386P	$\mu$ A3086PC	MC78M24CT	$\mu$ A78M24UC
MC1488P	$\mu$ A1488PC	MC3403L	$\mu$ A3403DC	MC7905CK	$\mu$ A7905KC
MC1489L	$\mu$ A1489DC	MC3403P	$\mu$ A3403PC	MC7905CT	$\mu$ A7905UC
MC1489P	$\mu$ A1489PC	MC3440AP	$\mu$ A9640PC	MC7908CK	$\mu$ A7908KC
MC1489AL	$\mu$ A1489ADC	MC3443P	$\mu$ A9640PC	MC7908CT	$\mu$ A7908UC
MC1489AP	$\mu$ A1489APC	MC3456P	$\mu$ A556PC	MC7912CK	$\mu$ A7912KC
MC1508L8	DAC1508DM	MC3458P1	$\mu$ A798TC	MC7912CT	$\mu$ A7912UC
MC1558G	$\mu$ A1558HM	MC3486CL	$\mu$ A3486DC	MC7915CK	$\mu$ A7915KC
MC1558U	$\mu$ A1558RM	MC3486CN	$\mu$ A3486PC	MC7915CT	$\mu$ A7915UC
MC1709AG	$\mu$ A709AHM	MC3487CL	$\mu$ A3487DC	NE592N	$\mu$ A592PC
MC1709CP1	$\mu$ A709TC	MC3487CN	$\mu$ A3487PC	SE592F	$\mu$ A592DM
MC1709CP2	$\mu$ A709PC	MC3488AP	$\mu$ A9636AT	SN75451BP	$\mu$ A75451BTC
MC1709G	$\mu$ A709HM	MC3558U	$\mu$ A798TC	SN75452BP	$\mu$ A75452BTC
MC1710CG	$\mu$ A710HC	MC55107L	$\mu$ A55107ADM	SN75453BP	$\mu$ A75453BTC
MC1710CL	$\mu$ A710DC	MC685B	$\mu$ A685HM	TL431CLP	$\mu$ A4131AWC
MC1710CP	$\mu$ A710PC	MC75107L	$\mu$ A75107ADC	TL494CJ	$\mu$ A494DC
MC1710G	$\mu$ A710HM	MC75107P	$\mu$ A75107APC	TL494CN	$\mu$ A494PC
MC1710L	$\mu$ A710DM	MC75108CL	$\mu$ A75108ADC	$\mu$ A710HC	$\mu$ A710HC
MC1711CG	$\mu$ A711HC	MC75108CP	$\mu$ A75108BPC	$\mu$ A711HC	$\mu$ A711HC
MC1711CL	$\mu$ A711DC	MC75491P	$\mu$ A75491PC	$\mu$ A723DC	$\mu$ A723DC
MC1711CP	$\mu$ A711PC	MC75492P	$\mu$ A75492PC	$\mu$ A723HC	$\mu$ A723HC

\*Note

Not exact package replacement

**Industry**  
**Cross Reference Guide**

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
<b>MOTOROLA (Cont.)</b>		<b>NATIONAL (Cont.)</b>		<b>NATIONAL (Cont.)</b>	
μA723PC	μA723PC	LM139J	μA139DM	LM710H	μA710HM
μA741HC	μA741HC	LM140K-5.0	μA7805KM	LM710CH	μA710HC
μA741TC	μA741TC	LM140K-12	μA7812KM	LM710CN	μA710PC
		LM140K-15	μA7815KM	LM711H	μA711HM
<b>NATIONAL</b>		LM201AH	μA201AHM	LM711CH	μA711HC
COP431I	μA431AWC	LM208H	μA208HM	LM711CN	μA711PC
CO494M	μA494DC	LM208AH	μA208AHM	LM723H	μA723HM
DS1488J	μA1488DC	LM2101AD/883	μA2101ADMQB	LM723J	μA723DM
DS1488N	μA1488PC	μA2108AD/883	μA2108ADMQB	LM723CH	μA723HC
DS1489AJ	μA1489ADC	μA2108D/883	μA2108DMQB	LM723CJ	μA723DC
DS1489AN	μA1489APC	LH2111D/883	μA2111DMQB	LM723CN	μA723PC
DS1489J	μA1489DC	LM224J	μA224DV	LM725H	μ725HM
DS1489N	μA1489PC	LM239J	μA239DC	LM725CH	μA725HC
DS26LS31C	μA26LS31PC	LM301AH	μA301AHC	LM725CN	μA725TC
DS26LS31M	μA26LS31DC	LM301AN	μA301ATC	LM733H	μA733HM
DS26LS32C	μA26LS32PC	LM305H	μA305HC	LM733CH	μA733HC
DS26LS32M	μA26LS32DC	LM305AH	μA305AHC	LM733CN	μA733PC
DS3486J	μA3486DC	LM308AN	μA308ATC	LM741H	μA741HM
DS3486N	μA3486PC	LM311J-8	μA311RC	LM741AH	μA741AHM
DS75107J	μA75107ADC	LM311N	μA311TC	LM741CH	μA741HC
DS75107N	μA75107APC	LM317K	μA317KC	LM741CJ	μA741RC
DS75108J	μA75108ADC	LM317T	μA317UC	LM741CN	μA741TC
DS75108N	μA75108APC	LM324J	μA324DC	LM747H	μA747HM
DS75150J-8	μA75150SC	LM324N	μA324PC	LM747J	μA747DM
DS75150N	μA75150PC	LM339J	μA339DC	LM747AH	μA747AHM
DS75154J	μA75154DC	LM339N	μA339PC	LM747AJ	μA747ADM
DS75154N	μA75154PC	LM340K-5.0	μA7805KC	LM747CH	μA747HC
DS75450J	μA75450DC	LM340T-5.0	μA7805UC	LM747CJ	μA747DC
DS75450N	μA75450PC	LM340K-6.0	μA7806KC	LM747CN	μA747PC
DS75491N	μA75491PC	LM340K-8.0	μA7808KC	LM747EH	μA747EHC
LF351A	μA771A	LM340K-12	μA7812KC	LM747EJ	μA747EDC
LF351B	μA771B	LM340T-12	μA7812UC	LM748H	μA748HM
LF351	μA771	LM340K-15	μA7815KC	LM748CJ	μA748RC
LF351N	μA771TC	LM340T-15	μA7815UC	LM748CH	μA748HC
LF353A	μA772A	LM340K-18	μA7818KC	LM748CN	μA748TC
LF353B	μA772B	LM340K-24	μA7824KC	LM760CH	μA760HC
LF353	μA772	LM348J	μA348DC	LM1458H	μA1458HC
LF353N	μA772TC	LM348N	μA348PC	LM1458J	μA1458RC
LF374B	μA774B	LM350K	μA350KC	LM1458N	μA1458TC
LF374	μA774	LM350I	μA350UC	LM1558H	μA1558HM
LM101AH	μA101AHM	LM555CN	μA555TC	LM1558J	μA1558RM
LM105H	μA105HM	LM556CN	μA556PC	LM2901N	μA2901PC
LM108AH	μA108AHM	LM592JD	μA592DM	LM2901J	μA2901DC
LM108H	μA108HM	LM592D	μA592D	LM3086N	μA3086PC
LM110H/883	μA110HMQB	LM709H	μA709HM	LM3302J	μA3302DC
LM111H	μA111HM	LM709CH	μA709HC	LM3302N	μA3302PC
LM117H/883	μA117HMQB	LM709CN	μA709PC	LM7805CK	μA7805KC
LM124J	μA124DM	LM709CN-8	μA709TC	LM7805CT	μA7805UC

\*Note

Not exact package replacement

**Industry**  
**Cross Reference Guide**

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
<b>NATIONAL (Cont.)</b>		<b>PMI (Cont.)</b>		<b>SINETICS (Cont.)</b>	
LM7812CK	$\mu A7812KC$	PM1558Z	$\mu A1558RM$	ULN2003N	$\mu A9667PC$
LM7812CT	$\mu A7812UC$	PM4136Y	$\mu A4136PC$	ULN2004F	$\mu A9668DC$
LM7815CK	$\mu A7815KC$	PM4136CY	$\mu A4136DC$	ULN2004N	$\mu A9668PC$
LM7815CT	$\mu A7815UC$			$\mu A723F$	$\mu A723DM$
LM78L05ACZ	$\mu A78L05AWC$			$\mu A723H$	$\mu A723HM$
LM78L12ACZ	$\mu A78L12AWC$	LM101AH	$\mu A101AHM$	$\mu A723CD$	$\mu A723SC$
LM78L15ACZ	$\mu A78L15AWC$	LM111H	$\mu A111HM$	$\mu A723CF$	$\mu A723DC$
LM78M05CP	$\mu A78M05UC$	LM124F	$\mu A124DM$	$\mu A723CH$	$\mu A723HC$
LM78M12CP	$\mu A78M12UC$	LM139AF	$\mu A139ADM$	$\mu A723CN$	$\mu A723PC$
LM78M15CP	$\mu A78M15UC$	LM201AN	$\mu A201AHM$	$\mu A733F$	$\mu A733DM$
LM7905CK	$\mu A7905KC$	LM224N	$\mu A224PV$	$\mu A733H$	$\mu A733HM$
LM7905CT	$\mu A7905UC$	LM224F	$\mu A224DV$	$\mu A733CF$	$\mu A733DC$
LM7912CK	$\mu A7912KC$	LM301AN	$\mu A301ATC$	$\mu A733CH$	$\mu A733HC$
LM7912CT	$\mu A7912UC$	LM324N	$\mu A324PC$	$\mu A733CN$	$\mu A733PC$
LM7915CK	$\mu A7915KC$	LM324F	$\mu A324DC$	$\mu A741FE$	$\mu A741RM$
LM7915CT	$\mu A7915UC$	LM339N	$\mu A339PC$	$\mu A741CFE$	$\mu A741RC$
LM7905CH	$\mu A79M05AHC$	LM339F	$\mu A339DC$	$\mu A741CN$	$\mu A741TC$
LM7912CH	$\mu A79M12AHC$	LM2901F	$\mu A2901DC$	$\mu A747F$	$\mu A747DM$
LM7915CH	$\mu A79M15AHC$	LM2901N	$\mu A2901PC$	$\mu A747CF$	$\mu A747DC$
MC1508-8	DAC1508DM	MC1458FE	$\mu A1458RC$	$\mu A747CN$	$\mu A747PC$
		MC1458H	$\mu A1458HC$		
<b>PMI</b>		MC1458N	$\mu A1458TC$	<b>SILICON GENERAL</b>	
DAC-08C	DAC08CDC	MC1488N	$\mu A1488PC$	SG101A	$\mu A101AHM$
DAC-08E	DAC08EDC	MC1488F	$\mu A1488DC$	SG105T	$\mu A105HM$
DAC1408A-6	DAC1408CPC	MC1489N	$\mu A1489PC$	SG111T	$\mu A111HM$
DAC1408A-7	DAC1408BPC	MC1489F	$\mu A1489DC$	SG117K	$\mu A117KM$
DAC1408A-8	DAC1408APC	MC1489AN	$\mu A1489APC$	SG124J	$\mu A124DM$
DAC1508A-8	DAC1508DM	MC1489AF	$\mu A1489ADC$	SG217P	$\mu A217UV$
OP-07J	$\mu A714HM$	MC1558H	$\mu A1558HM$	SG224J	$\mu A224DV$
OP-07CJ	$\mu A714HC$	MC1558FE	$\mu A1558RM$	SG224N	$\mu A224PV$
OP-07EJ	$\mu A714EHC$	MC3302N	$\mu A3302PC$	SG301AM	$\mu A301ATC$
PM108J	$\mu A108HM$	MC3302F	$\mu A3302DC$	SG301AT	$\mu A301AHC$
PM108AJ	$\mu A108AHM$	MC3403CF	$\mu A3403DC$	SG305T	$\mu A305HC$
PM139AY	$\mu A139ADM$	MC3403CN	$\mu A3403PC$	SG305AT	$\mu A305AHC$
PM139Y	$\mu A139DM$	NE5501	$\mu A9665PC$	SG311M	$\mu A311TC$
PM208J	$\mu A208HV$	NE555D	$\mu A555SC$	SG311T	$\mu A311HC$
PM208AJ	$\mu A208AHV$	NE555N	$\mu A555TC$	SG317K	$\mu A317KC$
PM339Y	$\mu A339DC$	NE555N	$\mu A555PC$	SG317P	$\mu A317UC$
PM339AY	$\mu A339ADC$	NE556N	$\mu A556PC$	SG324J	$\mu A324DC$
PM725J	$\mu A725HM$	NE571F	$\mu A571JJC$	SG324N	$\mu A324PC$
PM725CJ	$\mu A725HC$	NE592D	$\mu A592SC$	SG555M	$\mu A555TC$
PM725CP	$\mu A725TC$	NE592F	$\mu A592DC$	SG556N	$\mu A556PC$
PM741J	$\mu A741HM$	SE592F	$\mu A592DM$	SG710J	$\mu A710DM$
PM741CJ	$\mu A741HC$	NE592N	$\mu A592PC$	SG710T	$\mu A710HM$
PM741CZ	$\mu A741RC$	NE592N8	$\mu A592TC$	SG710CN	$\mu A710PC$
PM1458J	$\mu A1458HC$	SE555FE	$\mu A555RM$	SG710CT	$\mu A710HC$
PM1458Z	$\mu A1458RC$	ULN2001N	$\mu A9665PC$	SG711J	$\mu A711DM$
PM1558J	$\mu A1558HM$	ULN2003F	$\mu A9667DC$		

\*Note

Not exact package replacement

**Industry  
Cross Reference Guide**

<b>Part Number</b>	<b>Fairchild Equivalent</b>	<b>Part Number</b>	<b>Fairchild Equivalent</b>	<b>Part Number</b>	<b>Fairchild Equivalent</b>
<b>SILICON GENERAL (Cont.)</b>		<b>SILICON GENERAL (Cont.)</b>		<b>TEXAS INSTRUMENTS (Cont.)</b>	
SG711T	μA711HM	SG7815CK	μA7815KC	MC1558JG	μA1558RM
SG711CJ	μA711DC	SG7815CP	μA7815UC	NE555P	μA555TC
SG711CN	μA711PC	SG7818K	μA7818KM	NE556N	μA556PC
SG711CT	μA711HC	SG7818CK	μA7818KC	RC4136D	μA4136SC
SG723CJ	μA723DC	SG7818CP	μA7818UC	RC4136J	μA4136DC
SG723CT	μA723HC	SG7824K	μA7824KM	RC4136N	μA4136PC
SG723J	μA723DM	SG7824CK	μA7824KC	SA555D	μA555SC
SG723T	μA723HM	SG7824CP	μA7824UC	SA555P	μA555TC
SG723CN	μA723PC	SG7905K	μA7905KM	SE556N	μA556PC
SG733J	μA733DM	SG7905CK	μA7905KC	SN55107AJ	μA55107ADM
SG733T	μA733HM	SG7905CP	μA7905UC	SN55110AJ	μA55110ADM
SG733CJ	μA733DC	SG7908K	μA7908KM	SN75107AJ	μA75107ADC
SG733CN	μA733PC	SG7908CK	μA7908KC	SN75107AN	μA75107APC
SG733CT	μA733HC	SG7908CP	μA7908UC	SN75107BJ	μA75107BDC
SG741F	μA741FM	SG7912K	μA7912KM	SN75107BN	μA75107BPC
SG741T	μA741HM	SG7912CK	μA7912KC	SN75108BN	μA75108BPC
SG741CM	μA741TC	SG7912CP	μA7912UC	SN75110AJ	μA75110ADC
SG747J	μA747DM	SG7915K	μA7915KM	SN75110AN	μA75110APC
SG747T	μA747HM	SG7915CK	μA7915KC	SN75114J	μA9614DC
SG747CJ	μA747DC	SG7915CP	μA7915UC	SN75114N	μA9614PC
SG747CN	μA747PC	SG75450BCN	μA75450BPC	SN75115J	μA9615DC
SG747CT	μA747HC	SG75451BCM	μA75451BTC	SN75115N	μA9615PC
SG748T	μA748HM	SG75451BCY	μA75451BRC	SN75150N	μA75150PC
SG748CM	μA748TC	SG75452BCM	μA75452BTC	SN75150P	μA75150TC
SG748CT	μA748HC	SG75453BCM	μA75453BTC	SN75154J	μA75154DC
SG1488J	μA1488DC	SG75453BCY	μA75453BRC	SN75154N	μA75154PC
SG1489AJ	μA1489ADC	SG75461CM	μA75461TC	SN75188J	μA1488DC
SG1558T	μA1558HM	SG75462CM	μA75462TC	SN75188N	μA1488PC
SG2001J	μA9665PC			SN75189J	μA1489DC
SG2002J	μA9666DC	<b>SILICON SYSTEMS</b>		SN75189N	μA1489PC
SG2003J	μA9667DC	SSI117-2	μA2482RDC	SN75189AJ	μA1489ADC
SG3086J	μA3086DC	SSI117-4	μA2484RDC	SN75189AN	μA1489APC
SG3086N	μA3086PC	SSI117-6	μA2486RDC	SN75450BN	μA75450BPC
SG3302J	μA3302DC			SN75451BJG	μA75451BRC
SG3302N	μA3302PC	<b>TEXAS INSTRUMENTS</b>		SN75451BP	μA75451BTC
SG75450BJ	μA75450BDC	AM26S10CJ	μA9640DC	SN75453BJG	μA75453BRC
SE75450BN	μA75450BPC	AM26S10CN	μA9640PC	SN75453BP	μA75453BTC
SG7805K	μA7805KM	TC101AJ	μA101AHM	SN75461P	μA75461TC
SG7805CK	μA7805KC	LM105L	μA105HM	SN75462P	μA75462TC
SG7805CP	μA7805UC	LM124J	μA124DM	SN75471P	μA75471TC
SG7808K	μA7808KM	LM139J	μA139DM	SN75472P	μA75472TC
SG7808CK	μA7808KC	LM148J	μA148DM	SN75491N	μA75491PC
SG7808CP	μA7808UC	TC201AJG	μA201AHV	SN75492N	μA75492PC
SG7812K	μA7812KM	LM348J	μA348DC	TLC555MJG	μA555RM
SG7812CK	μA7812KC	LM348N	μA348PC	TLC555CD	μA555SC
SG7812CP	μA7812UC	LM376P	μA376TC	TLC555CP	μA555TC

\*Note

Not exact package replacement

**Industry**  
**Cross Reference Guide**

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
<b>TEXAS</b> <b>INSTRUMENTS</b> (Cont.)		<b>TEXAS</b> <b>INSTRUMENTS</b> (Cont.)		<b>TEXAS</b> <b>INSTRUMENTS</b> (Cont.)	
TL071ACO	$\mu$ A771BSC	ULN2003AN	$\mu$ A9667PC	$\mu$ A2240CJ	$\mu$ A2240DC
TL071ACP	$\mu$ A771BTC	ULN2004AJ	$\mu$ A9668DC	$\mu$ A2240CN	$\mu$ A2240PC
TL071BCD	$\mu$ A771ASC	ULN2004AN	$\mu$ A9668PC	$\mu$ A7805CKC	$\mu$ A7805UC
TL071BCP	$\mu$ A771ATC	$\mu$ A709MJ	$\mu$ A709DM	$\mu$ A7808CKC	$\mu$ A7808UC
TL071CD	$\mu$ A771SC	$\mu$ A709MU	$\mu$ A709FM	$\mu$ A7812CKC	$\mu$ A7812UC
TL071CP	$\mu$ A771TC	$\mu$ A709AMJ	$\mu$ A709ADM	$\mu$ A7815CKC	$\mu$ A7815UC
TL071MJGB	$\mu$ A771BRMQB	$\mu$ A709AMU	$\mu$ A709AFM	$\mu$ A7818CKC	$\mu$ A7818UC
TL072ACD	$\mu$ A772BSC	$\mu$ A709CP	$\mu$ A709TC	$\mu$ A7824CKC	$\mu$ A7824UC
TL072ACP	$\mu$ A772BTC	$\mu$ A710CJ	$\mu$ A710DC	$\mu$ A7885CKC	$\mu$ A7885UC
TL072BCD	$\mu$ A772ASC	$\mu$ A710CN	$\mu$ A710PC	$\mu$ A78L05CLP	$\mu$ A78L05AWC
TL072BCP	$\mu$ A772ATC	$\mu$ A710MJ	$\mu$ A710DM	$\mu$ A78L12CLP	$\mu$ A78L12AWC
TL072CD	$\mu$ A772SC	$\mu$ A711CJ	$\mu$ A711PC	$\mu$ A78L15CLP	$\mu$ A78L15AWC
TL072CP	$\mu$ A772TC	$\mu$ A711CN	$\mu$ A711PC	$\mu$ A78M05CKC	$\mu$ A78M05UC
TL072MJGB	$\mu$ A772BRMQB	$\mu$ A711MJ	$\mu$ A711DM	$\mu$ A78M06CKC	$\mu$ A78M06UC
TL074ACN	$\mu$ A774BPC	$\mu$ A711MV	$\mu$ A711FM	$\mu$ A78M08CKC	$\mu$ A78M08UC
TL074CN	$\mu$ A774PC	$\mu$ A723CJ	$\mu$ A723DC	$\mu$ A78M12CKC	$\mu$ A78M12UC
TL074MJB	$\mu$ A774BDMQB	$\mu$ A723CN	$\mu$ A723PC	$\mu$ A78M15CKC	$\mu$ A78M15UC
TL081ACJG	$\mu$ A771BRC	$\mu$ A723MJ	$\mu$ A723DM	$\mu$ A78M24CKC	$\mu$ A78M24UC
TL081ACP	$\mu$ A771BTC	$\mu$ A733CJ	$\mu$ A733DC	$\mu$ A7905CKC	$\mu$ A7905UC
TL081BCJG	$\mu$ A771ARC	$\mu$ A733CN	$\mu$ A733PC	$\mu$ A7908CKC	$\mu$ A7908UC
TL081BCP	$\mu$ A771ATC	$\mu$ A733MJ	$\mu$ A733DM	$\mu$ A7912CKC	$\mu$ A7912UC
TL081CJG	$\mu$ A771LRC	$\mu$ A741CJG	$\mu$ A741RC	$\mu$ A7915CKC	$\mu$ A7915UC
TL081CP	$\mu$ A771LTC	$\mu$ A741CD	$\mu$ A741SC	$\mu$ A79M05CKC	$\mu$ A79M05AUC
TL431CLP	$\mu$ A431AWC	$\mu$ A741CP	$\mu$ A741TC	$\mu$ A79M08CKC	$\mu$ A79M08AUC
TL494CN	$\mu$ A494PC	$\mu$ A741MJ	$\mu$ A741DM	$\mu$ A79M12CKC	$\mu$ A79M12AUC
TL494CJ	$\mu$ A494DC	$\mu$ A741MJG	$\mu$ A741RM	$\mu$ A79M15CKC	$\mu$ A79M15AUC
TL494MJ	$\mu$ A494DM	$\mu$ A741MU	$\mu$ A741FM	$\mu$ A9637AC	$\mu$ A9637RC
ULN2001AN	$\mu$ A9665PC	$\mu$ A747C	$\mu$ A747DC	9614CJ	$\mu$ A9614DC
ULN2002AJ	$\mu$ A9666DC	$\mu$ A747CN	$\mu$ A747PC	9614CN	$\mu$ A9614PC
ULN2002AN	$\mu$ A9666PC	$\mu$ A747MJ	$\mu$ A747DM	9615CJ	$\mu$ A9615DC
ULN2003AJ	$\mu$ A9667DC	$\mu$ A748CP	$\mu$ A748TC	9615CN	$\mu$ A9615PC

\*Note

Not exact package replacement

**Standard Rel. and Hi-Rel. Ordering Code**

Three basic units of information are contained in the ordering code.

$\mu$ A741	T	C
Device Type	Package Type	Temperature Range

**Device Type**

This group of alpha numeric characters defines the device including functional and electrical characteristics, alpha suffixes are added to further delineate electrical options.

**Package Type**

One alpha suffix represents the basic package style.

D = Dual In-Line (Hermetic, Ceramic)

F = Flatpak (Hermetic)

G = Flatpak (Brazed)

H = Metal package

J = Dual In-Line (Side Brazed)

K = Metal Power Package (TO-3)

L = LCC Leadless Ceramic Chip Carrier

P = Dual In-Line (Molded)

Q = PLCC Plastic Leaded Chip Carrier

R = 8 Lead Dual In-Line (Hermetic, Ceramic)

S = SOIC Small Outline Integrated Circuits

T = 8 Lead Dual In-Line (Molded)

U = Power Package (Molded, TO-220)

W = Molded Package (TO-92 Outline)

Different outlines exist within each package style to accommodate various die sizes and number of leads. Specific dimensions for each package can be found in the Package Outline section of this catalog, listed by outline code. These specific codes are referenced on each data sheet.

**Temperature Range**

One alpha suffix represents one of the following three basic temperature grades in common use. Exact values and conditions are specified on the device data sheets.

C = Commercial            0°C to +70°C

M = Extended            -55°C to +125°C

V = Industrial            -25°C to +85°C

                          -40°C to +85°C

**QB/883 Processing**

A two alpha suffix of QB indicates conformance to Class "B" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electricals.

**Examples**

$\mu$ A741FM This number code indicates a  $\mu$ A741 Operational Amplifier in a flatpak with military temperature rating capability.

$\mu$ A725EHC This number code indicates a  $\mu$ A725 Instrumentation Operational Amplifier, electrical option E, in a metal package with a commercial temperature rating capability.

**Device Identification**

All Fairchild standard catalog linear circuits will be marked as shown in the following example.

$\mu$ A710DC  
F Data Code

**JAN Part Ordering Code\***

J M 38510/ 101 01 B G C

**JAN Designator**

Cannot be marketed with "J" unless qualified on Part I or Part II of the QPL

**General ←  
Procurement Spec****Refers to Detail Spec ←**

- 101 Op Amps
- 102 Voltage Regulators
- 103 Comparators
- 104 Interface
- 106 Voltage Followers
- 107 Positive Fixed Voltage Regulators
- 108 Transistor Arrays
- 109 Timers
- 110 Quad Op Amps
- 112 Voltage Comparator
- 113 D to A Converter
- 115 Negative Fixed Voltage Regulators
- 117 Positive Adjustable Voltage Regulators
- 118 Negative Adjustable Voltage Regulators
- 119 Low Power, Low Noise, Bi-Fet Op Amps

**Defines Device Type ←****Processing Level ←**

S

B

**Package Type ←**


- A 14-lead 1/4 x 1/4 Flatpak
- B 14-lead 1/4 x Flatpak
- C 14-lead 1/4 x 3/4 Dip
- D 14-lead 1/4 x 3/8 Flatpak
- E 16-lead 1/4 x 7/8 Dip
- F 16-lead 1/4 x 3/8 Flatpak
- G 8-lead Can
- H 10-lead 1/4 x 1/4 Flatpak
- I 10-lead Can
- J 24-lead 1/2 x 1 1/4 Dip
- K 24-lead 3/8 x 5/8 Flatpak
- L 24-lead 3/8 x 1/2 Flatpak
- X 3-lead TO-5 Can
- Y 2-lead TO-3 Can
- Z 24-lead 1/4 x 3/8 Flatpak
- Z 20 Terminal LCC

**Lead Finish ←**

- A Hot Solder Dip
- B Tin Plate
- C Gold Plate
- X Any Finish Above

\*See Section 12 Aerospace & Defense





Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



### Thermal Management

An effective and safe performance of various IC or transistor packages is attained by proper heat removal and maintenance of their junction temperatures below the specified maximum values. In order to achieve efficient thermal management, the user must rely upon important parameters, provided by the manufacturer (junction-to-ambient and junction-to-case thermal resistances and maximum operating junction temperature).


Thermal resistance is considered as the temperature gradient between two reference points in the package or the total system, per unit of power dissipation through the device encapsulated in the package, under steady state conditions. It is expressed as  $\theta_{XY}$ , in degrees centigrade per Watt ( $^{\circ}\text{C}/\text{W}$ ) — where X and Y are the two reference points.

### Equations

A simple thermal circuit for a semiconductor device in equilibrium is shown in Figure 1. The reference points in this case are

- J — Device junction
- C — Package case
- S — Heat sink
- A — Ambient

**Figure 1 Simplified Thermal Circuit**



The power dissipation, which is analogous to current flow in electrical terms, is caused by a heat source similar to a voltage source. Temperature is analogous to voltage potential and thermal resistance to ohmic resistance. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is then expressed as a sum of thermal resistances in series, as shown:

$$\begin{aligned}\theta_{JA} &= \theta_{JC} + \theta_{CS} + \theta_{SA} \\ &= \frac{T_J - T_C}{P_D} + \frac{T_C - T_S}{P_D} + \frac{T_S - T_A}{P_D} \\ &= \frac{T_J - T_A}{P_D} \quad (\text{C/W})\end{aligned}$$

Where

$P_D$  = Power dissipation

### Measurements

Substrate or isolation diode method is used to determine the device junction temperature,  $T_J$ . The other reference temperatures are measured using thermocouples attached to required points. There are standard procedures available for  $\theta_{JA}$  and  $\theta_{JC}$  measurements, details of which could be referred from MIL-STD-883 Method 1012, SEMI-STD Document #1341 and 1342.

The package thermal characterization is best performed using 'Test Chips'. The chip specification conforms to SEMI-STD NO. G 32-86. These chips consist of transistors or resistor strips (as the heat source) covering 85 percent of the active device area. Temperature sensing diodes and associated metallization runs are electrically isolated from the heat source. Such a test chip is considered a basic cell. Heat dissipating through a large size chip could be simulated by using an array of such basic cells. The device, and thus the package, is heated while being powered. The diode forward voltage ( $V_F$ ) is simultaneously monitored using an independent low current source.  $T_J$  is determined from a  $V_F$  vs  $T_J$  calibration curve. This very reliable thermal resistance data could be correlated with the die size (= heat dissipating area).

The thermal resistance measurement of specific device plus package combination differs from the above described test chip method. In this case, a substrate diode is selected for determining  $T_J$ . Special electrical equipment is required for pulsing power in the forward direction of the device under test while measuring voltage drop across the substrate diode in between the pulses. This measurement technique has its shortcomings, since it is more prone to experimental errors.

In order to maintain the junction temperature below a specific level, at times it is necessary to use an external heat sink. The following is devoted to selection of proper heat sinks, with special relevance to voltage regulators.

## Thermal Considerations

### Thermal Considerations Using Voltage Regulators as an Example

#### Heat Sink Requirements

When is a heat sink necessary, and what type of a heat sink should one use? The answers to these questions depend on reliability and cost requirements. Heat sinking is necessary to keep the operating junction temperature ( $T_J$ ) of the regulator below the specified maximum value. Since semiconductor reliability improves as operating junction temperature is lowered, a reliability/cost compromise is usually made in the device design.

Thermal characteristics of voltage regulator chips and packages determine that some form of heat sinking is mandatory whenever the power dissipation exceeds the following.

0.67 W for the TO-39 package

0.69 W for the TO-92 package

1.56 W for the Mini Batwing and Power Watt (similar to TO-202) packages

1.8 W for the TO-220 package

2.8 W for the TO-3 package

at 25°C ambient or lower power levels at ambients above 25°C.

To choose or design a heat sink, the designer must determine the following regulator parameters.

$P_D$  Max — Maximum power dissipation:  $(V_I - V_O) I_O + V_I I_Q$

$T_A$  — Ambient temperature the regulator will encounter during operation.

$T_J$  Max — Maximum operating junction temperature, specified by the manufacturer.

$\theta_{JC}$ ,  $\theta_{JA}$  — Junction-to-case and junction-to-ambient thermal resistance values, also specified by the regulator manufacturer.

$\theta_{CS}$  — Case-to-heat sink thermal resistance which, for large packages, can range from about 0.2°C/W to about 1°C/W depending on the quality of the contact between the package and the heat sink.

$\theta_{SA}$  — Heat sink-to-ambient thermal resistance, specified by heat sink manufacturer.

Maximum permissible dissipation without a heat sink is determined by

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JA}}$$

If the device dissipation  $P_D$  exceeds this figure, a heat sink is necessary. The total required thermal resistance may then be calculated.

$$\theta_{JA(\text{tot})} = \theta_{JC} + \theta_{CS} + \theta_{SA} = \frac{T_J \text{ Max} - T_A}{P_D}$$

Case-to-sink and sink-to-ambient thermal resistance information on commercially available heat sinks is normally provided by the heat sink manufacturer. A summary of some commercially available heat sinks is shown in Table 1. However, if a chassis or other conventional surface is used as a heat sink, Figure 2 can be used as a guide to estimate the required surface area.

#### How to Choose a Heat Sink — Example

Determine the heat sink required for a regulator which has the following system requirements:

Operating ambient temperature range: 0°C to 60°C

Maximum junction temperature: 125°C

Maximum output current: 800 mA

Maximum input to output differential: 10 V

The TO-220 package is sufficient (lower cost, better thermal resistance).


$\theta_{JC} = 5^\circ\text{C}/\text{W}$  maximum (from data sheet)

$$\theta_{JA(\text{tot})} = \theta_{JC} + \theta_{CS} + \theta_{SA} = \frac{T_J - T_A}{P_D}$$

$$\theta_{CS} + \theta_{SA} = \frac{125 - 60}{0.8 \times 10} = 5 = 3.13^\circ\text{C}/\text{W}$$

Assuming  $\theta_{CS} = 0.13^\circ\text{C}/\text{W}$  then  $\theta_{SA} = 3^\circ\text{C}/\text{W}$

Figure 2 Heat Sink Material Selection Guide



To determine either area required or thermal resistance of a given area, draw a vertical line between the top (or area) line down to the material of interest.

CR05760F

## Thermal Considerations

This thermal resistance value can be achieved by using either 22 square inches of 3/16 inch thick vertically mounted aluminum (*Figure 2*) or a commercial heat sink (*Table 1*).

### Tips for Better Regulator Heat Sinking

Avoid placing heat-dissipating components such as power resistors next to regulators.

When using low dissipation packages such as TO-5, TO-39, and TO-92, keep lead lengths to a minimum and use the largest possible area of the printed board traces or mounting hardware to provide a heat dissipation path for the regulator.

When using larger packages, be sure the heat sink surface is flat and free from ridges or high spots. Check the regulator package for burrs or peened-over corners. Regardless of the smoothness and flatness of the package and heat sink contact, air pockets between them are unavoidable unless a lubricant is used. Therefore, for good thermal conduction, use a thin layer of thermal lubricant such as Dow Corning DC-340, General Electric 662 or Thermacote by Thermalloy.

**Table 1 Heat Sink Selection Guide**

This list is only representative. No attempt has been made to provide a complete list of all heat sink manufacturers. All values are typical as given by manufacturer or as determined from characteristic curves supplied by manufacturer.

$\theta_{SA}$ Approx. (°C/W)	Manufacturer <sup>3</sup> and Type	$\theta_{SA}$ Approx. (°C/W)	Manufacturer <sup>3</sup> and Type
<b>TO-3 Packages</b>			
0.4 (9" length)	Thermalloy (Extruded) 6590 Series	5.6	Staver V3-3-2
0.4 – 0.5 (6" length)	Thermalloy (Extruded) 6660, 6560 Series	5.9 – 10	Wakefield 680 Series
0.56 – 3.0	Wakefield 400 Series	6	Wakefield 390 Series
0.6 (7.5" length)	Thermalloy (Extruded) 6470 Series	6.4	Staver V3-7-224
0.7 – 1.2 (5 – 5.5" length)	Thermalloy (Extruded) 6423, 6443, 6441, 6450 Series	6.5 – 7.5	IERC UP Series
1.0 – 5.4 (3" length)	Thermalloy (Extruded) 6427, 6500, 6123, 6401, 6403, 6421, 6463, 6176, 6129, 6141, 6169, 6135, 6442 Series	8	Staver V1-5
1.9	IERC E2 Series (Extruded)	8.1	Staver V3-5
2.1	IERC E1, E3 Series (Extruded)	8.8	Staver V3-7-96
2.3 – 4.7	Wakefield 600 Series	9.5	Staver V3-3
4.2	IERC HP3 Series	9.5 – 10.5	IERC LA Series
4.5	Staver V3-5-2	9.8 – 13.9	Wakefield 630 Series
4.8 – 7.5	Thermalloy 6001 Series	10	Staver V1-3
5 – 6	IERC HP3 Series	11	Thermalloy 6103, 6117 Series
5 – 10	Thermalloy 6013 Series		
<b>TO-220 Packages (See Note 1)</b>			
		4.2	IERC HP3 Series
		5 – 6	IERC HP1 Series
		6.4	Staver V3-7-225
		6.5 – 7.5	IERC VP Series
		7.1	Thermalloy 6070 Series
		8.1	Staver V3-5
		8.8	Staver V3-7-96
		9.5	Staver V3-3


## Thermal Considerations

**Table 1 Heat Sink Selection Guide (Cont.)**

$\theta_{SA}$ Approx. (°C/W)	Manufacturer <sup>3</sup> and Type	$\theta_{SA}$ Approx. (°C/W)	Manufacturer <sup>3</sup> and Type
10	Thermalloy 6032, 6034 Series	34	Thermalloy 2228 Series
12.5 – 14.2	Staver V4-3-192	35	IERC Clip Mount Thermal Link
13	Staver V5-1	39	Thermalloy 2215 Series
15	Thermalloy 6030 Series	41	Thermalloy 2205 Series
15.1 – 17.2	Staver V4-3-128	42	Staver F5-5A
16	Thermalloy 6072, 6106 Series	42 – 65	Wakefield 296 Series
18	Thermalloy 6038, 6107 Series	46	Staver F6-5, F6-5L
19	IERC PB Series	50	Thermalloy 2225 Series
20	Staver V6-2	50 – 55	IERC Fan Tops
20	Thermalloy 6025 Series	53	Thermalloy 2211 Series
25	IERC PA Series	55	Thermalloy 2210 Series
<b>TO-92 Packages</b>		56	Thermalloy 1129 Series
30	Staver F2-7	58	Thermalloy 2230, 2235 Series
46	Staver F5-7A, F5-8-1	60	Thermalloy 2226 Series
50	IERC RUR Series	68	Staver F1-5
57	Staver F5-7D	72	Thermalloy 1115 Series
65-5	IERC RU Series	<b>Power Watt (similar to TO-202) Packages (See Note 2)</b>	
72	Staver F1-7	12.5 – 14.2	Staver V4-3-192
85	Thermalloy 2224 Series	13	Thermalloy 6063 Series
<b>TO-5 and TO-39 Packages</b>		13	Staver V5-1
12	Thermalloy 1101, 1103 Series	15.1 – 17.2	Staver V4-3-128
12 – 16	Wakefield 260-5 Series	19	Thermalloy 6106 Series
15	Staver V3A-5	20	Staver V6-2
22	Thermalloy 1116, 1121, 1123 Series	24	Thermalloy 6047 Series
22	Thermalloy 1130, 1131, 1132 Series	25	Thermalloy 6107 Series
24	Staver F5-5C	37	IERC PA1-7CB with PVC-1B Clip
25	Thermalloy 2227 Series	40 – 42	Staver F7-3
26 – 30	IERC Thermal Links	40 – 43	Staver F7-2
27 – 83	Wakefield 200 Series	42	IERC PA2-7CB with PVC-1B Clip
28	Staver F5-5B	42 – 44	Staver F7-1

**Notes**

1. Most TO-3 heat sinks can also be used with TO-220 packages with appropriate hole patterns.
2. Most TO-220 heat sinks can be used with the Power Watt package.
3. IERC: 135 W. Magnolia Blvd., Burbank, CA 91502  
 Staver Co., Inc.: 41-51 N. Saxon Ave., Bay Shore, N.Y. 11706  
 Thermalloy Inc.: 2021 W. Valley View Lane, Dallas, TX 75234  
 Wakefield Engineering, Inc.: Audubon Rd., Wakefield, MA 01880



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# Testing, Quality and Reliability

## Testing

For proper interpretation and understanding of published data sheet parameters, one must understand the philosophy used by Fairchild in testing its linear products.

All Fairchild products are tested during various phases of the manufacturing process to ensure the shipment to the customer of a reliable product that meets or exceeds the guaranteed specifications. Fairchild tests its finished products, at room ambient, with automated equipment that operates at relatively high speeds. It is not unusual to perform more than a hundred tests on a simple product; each test normally takes a few milliseconds and testing of one device is normally completed in a matter of a few hundred milliseconds. Parameter variations due to internal heating of the device are minimized during factory testing. During normal operation of the device, the effects of the internal heating on the device performance must be kept in mind by the user as well as the person performing incoming testing in the laboratory. Internal power dissipation and thermal resistance numbers supplied in each data sheet will be helpful in determining temperature rise due to internal heating.

Except for Aerospace and Defense products or customers that specifically request it, normally no temperature testing is done on production devices. How does Fairchild then guarantee the parameters it specifies over the temperature extremes? We do this by thorough characterization of the product. Prior to release to production of a new product, or a product modification, a representative sample from three production runs is tested in temperature chambers over the operating temperature range of the device. This characterization testing, normally done on automated testers, is supplemented by bench testing and covers all of the "guaranteed", "typical", as well as parameters not normally specified on the product data sheet. The results of this characterization are thoroughly analyzed and from them, the "minimum", "typical" and "maximum" data sheet values are determined. In addition, room temperature guardbands are established and yield enhancements are identified. The characterization is an on-going process and normally the correlation between room temperature and operating temperature extremes are very good. Product integrity and compliance to data sheet parameters are checked periodically by Quality Assurance by sample testing outgoing material at temperature extremes.

In summary then:

- a. Production testing is done at high speeds and normally at room temperature only.
- b. Compliance to temperature specifications is accomplished through on-going characterization and room temperature guardbands.

c. Periodic sample testing at temperature extremes is done by Quality Assurance on outgoing material to ensure compliance.

## Quality and Reliability

It is the policy of Fairchild Semiconductor Corporation that every employee be committed to pursuing excellence by producing zero defect products and services in conformance with customer requirements. Prevention, detection, and control methodologies are applied throughout the manufacturing and administrative processes to strive for zero defects and continual quality improvement.

Specific programs for quality improvement include, but are not limited to, the following:

- **Quality training.** A formal nationally-recognized program involving all engineering and management personnel. Operators are formally trained and certified for all production operations.
- **Statistical Process Control (SPC).** A formal program of characterization and control limit setting.
- **Electrostatic Damage (ESD) control and measurement.** A program to contain the effects of ambient static and to reduce device sensitivity.
- **Design control.** A program to assure adequate rules and implementation, process control, and demonstrated conformance of processes, materials, and products.
- **Measurement.** In-process and outgoing attributes. Reconciliation of internal versus customer results.
- **Reliability hazard prevention.** In-process monitors for the prevention of hazards such as moisture, pinholes, step coverage, contamination, and passivation integrity.
- **Reliability monitor.** Outgoing reliability as measured by operating life in dry and moisture environments and other stress tests.

For continual product improvement the Linear division maintains failure analysis capability, return material system, and specification review to provide customer assistance and to focus factory actions for response to fitness for use issues. The failure analysis laboratory contains fundamental tools for optical and electrical definitions, for de-capsulation, for specimen preparation, for SEM, EDAX, and electrical microprobe. Expert diagnosis is provided by internal personnel and augmented with outside consultation.

Reliability is product performance in time, stress, and environment. The science of reliability is to define those attributes and controls necessary to assure and improve time/stress/environment performance. Finished product reliability is measured periodically to assure conformance with life

requirements, and data is available quarterly for operating life and moisture life attributes.

Quality is performance now, conformance to specification, and fitness for use. Basic elements of the Linear division quality system are controlled documents and in-process inspections. Outgoing quality is measured for all lots to assure conformance to specification, and data is available monthly for electrical, visual, and mechanical attributes.


### Commercial Product Flow

Wafer fab must begin with controlled raw materials such as silicon, gasses, and chemicals. Post alloy sample probes and other monitors assure built-in quality. Automated electrical testing is performed at wafer level. The fabricated

wafer is processed with automated die preparation that includes saw and pick and place.

The die (or chip) itself is assembled with automated die attach and wire bond, molded, and finished with automated handling at trim, form, test, and lead scan operations. In-process controls assure die attach, wire bond, molding, trim, and form. Emphasis on automation has reduced variability and enhances our ability to control quality and reliability.

Finished product is inspected on a lot basis for electrical, visual, and mechanical parameters. Records are maintained for all inspections, and deviations from conformance are reviewed monthly for trend analysis and corrective improvements. Accept number for all inspections is zero.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



## Standard Cell Design with Fairchild CLASIC Approach

### Introduction

The Fairchild CLASIC (Customizable Linear Applications Specific Integrated Circuits) approach brings to the systems designer a level of sophistication that will enable VLSI solutions requiring analog and mixed analog/digital functions to be integrated cost effectively. The CLASIC approach offers:

- Bipolar and CMOS Technologies
- Standard Cell and Array Methodologies
- Customer CAD Tools That Allow Design and Simulation with Higher Level Building Blocks

By offering a cell library of pre-designed commonly identified function blocks such as op amps, comparators, DAC's, VCO, PLL, gates, flip flops, counters, etc., and CAD tools to combine them, the CLASIC system considerably reduces the time and the risks associated with VLSI designs. The designers task is somewhat more complicated, but similar to designing a printed circuit board using standard IC's. Most importantly, however, with the CLASIC approach the customer can select the level of design participation desired. At the lowest level the customer can simply provide a functional description of the desired design and a CLASIC applications engineer will translate this into a standard cell schematic. As the user gains experience and confidence with the CLASIC approach, any level of design up through layout can be accomplished with the appropriate CAD tools at the users location if desired. The user has a choice of options best suited to his needs and experience.

### The Cell Library

There are presently over 150 cells in the CLASIC library covering a broad range of linear and digital function with additional cells being added on a continual basis. The following is a partial list of the type of cells available:


#### Linear

- Amplifiers      Op Amps, General Purpose  
                      Op Amps, Low Offset  
                      Op Amps, Programmable  
                      Norton Amp  
                      AGC Amp  
                      Video Amp  
                      Control Amp
- Comparators    ECL Output  
                     TTL Output  
                     General Purpose
- Data Converters A/D  
                     D/A
- Line Drivers/Receivers 422  
                      485

### Selecting a Design Entry Level

#### Customer Tasks

#### Fairchild Tasks



AF00680F

- Peak Detectors
- PLL
- Programmable Current Sources
- VCO's
- Wave Generators
- Zero Crossing (Detectors)
- 555 Timer

#### Digital

- Gates
- Flip Flops
- One Shots
- Edge Detectors
- MUX's
- Counters
- Registers
- Decoders
- Delay Cells
- Drivers
- Translators (ECL/TTL)

The linear performance offered by Bipolar CLASIC cells is based on NPN  $f_t$  of 2.5 GHz and PNP  $f_t$  of 40 MHz. The logic cells are based on high performance ECL offering gate delays of 1.5 ns at fanout of 3 and D flip flop toggle frequencies better than 100 MHz.

The CMOS cell library is presently based on a 3 micron double poly process providing offset voltages of less than 5 mV, unity gain BW of 2 MHz, gate delays of 5 ns at fan out of 3 and D flip flop toggle frequencies at better than 50 MHz. A new generation of cells is presently in design for a 2 micron CMOS double poly process which will provide gate delays of 1.5 ns and D flip flop toggle frequencies better than 200 MHz.


CLASIC CAD

An important feature of the CLASIC system is to provide comprehensive CAE packages for PC's, workstations and mainframes. Using these software tools the customer can perform all of the design steps from schematic capture to circuit simulation and verification in their own laboratory.

A CLASIC software package for VAX mainframe systems will also be offered. If desired, customers can also work through Fairtech centers which are a worldwide design center network.

In any case, the starting point for the customer is to describe the required system function in terms of the CLASIC cells. Where a requirement is not met with an existing cell, either the customer can create a new cell by using the macro level components such as transistors, resistors and capacitors which are available and described in the library or the special requirements can be described to Fairchild's CLASIC applications engineers who can design the cell for incorporation into the IC design. New cells are being continually added to the library to serve the vast majority of the customers needs.

**Figure 1 Data Separator/Encoder Block Diagram — A CLASIC Example**



**CLASIC CAD I (PC Based)**

- Fairchild Cell Libraries
- Schematic Capture
- Simulation Software
- Net List Post Processor
- Test Generation
- Documentation
  - Installation Manual
  - Design Applications Manual
  - Simulation Manual

**CLASIC CAD II (Workstation Based)**

For those customers who own or plan to purchase one of the popular workstations, CLASIC cell libraries with simulation models will be offered.

**CLASIC CAD III (VAX based)**

The CAD system used internally by the CLASIC groups which includes complete capability from cell schematic through layout verification, can be made available for those customers desiring this level of performance.


**Design Example:**

Task: To design a disk drive data separator/encoder decoder on a single chip. Original design required 25 IC packages plus numerous discretes.

Approach: Use CLASIC Standard Cell Methodology.

Step 1: Translate system level functional diagram into standard cell schematic. Create new cells if required. See Figure 1. Search cell library for required functions.

Step 2: Perform Schematic Capture on desired CAD tool. Net list generation




Step 3: Run simulation on schematic from Step 2. Redesign and/or reselect cells as appropriate to achieve desired performance. If breadboarding is desired for critical areas, kit parts of various standard cells are available in packaged form. This permits breadboarding to be accomplished with relative ease and accuracy.

Step 4: Auto route and place run on desired CAD tool.

Step 5: Layout verification run on desired CAD tool.

Step 6: Mask generation.

Step 7: Wafer Fabrication.



Step 8: Assemble/Test (Fast turnaround prototype assembly; 1 day service).

Step 9: Evaluate prototypes.

Fairchild can perform all the steps outlined 1 through 9, however with entry level CAD tools steps 1 through 3 can be achieved by the customer with minimal training and investment resulting in rapid payback and improved communications and efficiency.

---


# CLASIC™

---

**Available Packages:**

set from attachment

No. of Pins	Plastic Dip	SOIC	Side Brazed & Ceramic Dip	PLCC	LCC	Flat Pak
8	●	●	●			
14	●	●	●			
16	●	●	●			
20	●		●			
24	●		●	●	●	●
28	●		●	●	●	●
32			●		●	●
40	●		●	●	●	
44			●			
68			●			
132						●



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# $\mu$ A24H80 Winchester Disk Servo Preamplifier

Linear Division Disk Drives

**Description**

The  $\mu$ A24H80 provides termination, gain, and impedance buffering for the servo read head in Winchester disk drives. It is a differential input, differential output design with fixed gain of approximately 100. The bandwidth is guaranteed greater than 30 MHz.

The internal design of the  $\mu$ A24H80 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead DIP, 10-lead flatpak, or SO-8 package suitable for surface mounting.

- Low Input Noise Voltage
- Wide Power Supply Range (8.0 V To 13 V)
- Internal Damping Resistors (1.3 k $\Omega$ )
- Direct Replacement For SSI 101A, With Improved Performance

**Absolute Maximum Ratings**

Storage Temperature Range

Ceramic DIP and Flatpak	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

Operating Temperature Range

0°C to 70°C

Lead Temperature

Ceramic DIP and Flatpak (soldering, 60 s)	300°C
--	-------

Molded DIP and SO-8 (soldering, 10 s)	265°C
--	-------

Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
10L-Flatpak	0.79 W


Supply Voltage	15 V
----------------	------

Output Voltage	15 V
----------------	------

Differential Input Voltage	$\pm 1.0$ V
----------------------------	-------------


**Notes**

1.  $T_j$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP and Flatpak.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, and the Flatpak at 5.3 mW/°C.

**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

5

Device Code	Package Code	Package Description
$\mu$ A24H80RC	6T	Ceramic DIP
$\mu$ A24H80SC	KC	Molded Surface Mount
$\mu$ A24H80TC	9T	Molded DIP

**Connection Diagram****10-Lead Flatpak  
(Top View)****Order Information**

Device Code	Package Code	Package Description
$\mu$ A24H80FC	3F	Flatpak

**Description of Lead Functions**

Name	Description of Functions
V+	Positive Differential Supply with respect to V-
V-	Negative Differential Supply with respect to V+
+IN	Positive Differential Input
-IN	Negative Differential Input
+OUT	Positive Differential Output
-OUT	Negative Differential Output
NC	No connection

# **$\mu$ A24H80**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 8.0 \text{ V}$  to  $13.2 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
G	Gain (differential) <sup>4</sup>	$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$	80	100	120	
		$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$ $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$	70		130	
BW	Bandwidth (3.0 dB) <sup>2</sup>	$V_I = 0.5 \text{ mV}_{\text{p-p}}$	30	65		MHz
$R_I$	Input Resistance		1040	1300	1560	$\Omega$
$C_I$	Input Capacitance			3.0		pF
$V_I$	Input Dynamic Range (differential)	$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$	3.0			$\text{mV}_{\text{p-p}}$
$I_s$	Supply Current	$V_{CC} = 12 \text{ V}$		20	25	mA
$\Delta V_O$	Output Offset (differential)	$R_p = 130 \Omega$ , $R_s = 0 \Omega$			200	mV
$V_n$	Equivalent Input Noise <sup>2, 3</sup>	$R_s = 0 \Omega$ , BW = 4.0 MHz		1.5	2.0	$\mu\text{V}$
PSRR	Power Supply Rejection Ratio <sup>1</sup>	$R_s = 0 \Omega$ , f = 5.0 MHz	55	70		dB
$\Delta G/\Delta V$	Gain Sensitivity (Supply)	$R_p = 130 \Omega$ , $\Delta V_{CC} = \pm 10\%$			$\pm 0.5$	%/V
$\Delta G/\Delta T$	Gain Sensitivity (Temp)	$R_p = 130 \Omega$ , $T_A = 25^\circ\text{C}$ to $70^\circ\text{C}$		-0.1		%/ $^\circ\text{C}$
CMR	Common Mode Rejection <sup>1</sup> (Input)	f = 5.0 MHz	60	75		dB

#### Notes

1. Tested at DC, guaranteed at frequency
2. Guaranteed, but not tested in production
3. Equivalent input noise (additional specification):

TYP	MAX	UNIT	CONDITION
3	4	$\mu\text{V}$	BW = 15 MHz <sup>2</sup>
0.85	1.0	$\text{nV}/\sqrt{\text{Hz}}$	BW = 15 MHz <sup>2</sup>

#### Typical Applications



#### Notes

1. Leads shown for 8-lead DIP.
2.  $R_{eq}$  is equivalent load resistance.
3.  $R_p = \frac{R_L \cdot R_{eq}}{R_L + R_{eq}}$
4.  $G = 0.77 R_p$   
Where  $R_p$  = value from Note 3 (above) in ohms.

# $\mu$ A2460 • $\mu$ A2461

## Servo Control Chips

### Linear Division Disk Drives

#### Description

The  $\mu$ A2460 and  $\mu$ A2461 provide the analog signal processing required between a drive resident microprocessor and the servo power amplifier for Winchester disk closed loop head positioning. The  $\mu$ A2460 and  $\mu$ A2461 receive quadrature position signals from the servo channel; and from these, derive actual head seek velocity as well as position-mode off-track error. In the seek mode, the Digital to Analog Converter (DAC) is used to command velocity, while actual velocity is obtained by differentiating the quadrature position signals provided at V1 for external processing. The velocity signal (V2), obtained by integrating the motor current, is also available for extra damping, if desired. Further, the DAC may be used for detenting the head off-track for any purpose such as thermal compensation or soft-error retries.

- Microprocessor Compatible Interface
- Quadrature Di-Bit Compatible
- On Board DAC
- Velocity V1 Derived From Position Signal
- Velocity V2 Derived From Motor Current
- Quarter-Track-Crossing Signal Outputs
- Minimal External Components
- Compatible With  $\mu$ A2470 Demodulator


#### Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
PLCC	-65°C to +150°C
Operating Temperature Range	
Lead Temperature	0°C to 70°C
Ceramic DIP (soldering, 60 s)	300°C
PLCC (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	
28L-Ceramic DIP	2.50 W.
28L-PLCC	1.39 W.
Supply Voltage	
Analog Common Voltage	15 V Max
All inputs	8.0 V Max
V supply Max	

#### Notes

1.  $T_J$  Max = 150°C for the PLCC, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 28L-Ceramic DIP at 16.7 mW/°C, and the 28L-PLCC at 11.2 mW/°C.

#### Connection Diagram 28-Lead DIP (Top View)




5

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A2460DC	FM	Ceramic DIP
$\mu$ A2461DC	FM	Ceramic DIP

#### Connection Diagram 28-Lead PLCC (Top View)




#### Order Information

Device Code	Package Code	Package Description
$\mu$ A2460QC	KH	Plastic Leaded Chip Carrier
$\mu$ A2461QC	KH	Plastic Leaded Chip Carrier

**Description of Lead Functions**


Lead	Name	Description of Function
<b>Inputs</b>		
1 – 8	DAC Input Word (D <sub>0</sub> – D <sub>7</sub> )	Programs DAC output, 00000000 = Analog Command Lead 1 = LSB      Lead 8 = MSB
9	Latch Enable	Allows present DAC input word to be latched
10	Seek/Follow Mode	Configures the feedback loop for either seeking or track-following. (High = Seek, Low = Follow)
14	Ground	
15	Analog Common	Analog signal reference input level (5.0 V)
16	N	Normal position input signal.
17	Q	Quadrature position input signal.
23	Motor Current +	Motor current sense input to motor current integrator.
24	Motor Current –	
26	Clock	4.0 MHz (maximum) input square wave.
27	Direction In/Out	Changes the polarity of DAC output from positive to negative consistent with the desired direction of head motion.
28	V+	12 V supply
<b>Outputs</b>		
11	Track 2 <sup>2</sup> (TR2)	TTL signal indicating N > Q (for $\mu$ A2460) TTL signal whose frequency is 2 times N (or Q) (for $\mu$ A2461).
12	Track 2 <sup>1</sup> (TR1)	TTL signal indicating $\bar{N}$ > Q (for $\mu$ A2460) TTL signal whose frequency is 4 times N (or Q) (for $\mu$ A2461).
13	Track 2 <sup>0</sup> (TR0)	TTL signal whose frequency is 8 times N (or Q).
18	Analog Switch	Analog switch to be used externally for changing from seek to follow.
19	Analog Switch	
20	Position Output	Analog signal representing sensed off track amplitude
21	Velocity 1	Analog output representing velocity processed from position signals N and Q.
22	Velocity 2	Analog output representing the integral of motor current.
25	DAC Output	Used to command velocity and position.

Figure 1 Head Actuator Control System



5

Figure 2 Block Diagram



EQ00690F

## Functional Description

Figure 2 shows a block diagram of the  $\mu$ A2460/ $\mu$ A2461 Servo Controller.

## Power Supply And Reference Requirements

The  $\mu$ A2460/ $\mu$ A2461 is designed to operate from a single supply of 10 V to 12 V. Also required is a reference voltage of 5.0 V called Analog Common which serves two functions; all analog signals will be referenced to this voltage and in addition the internal DAC will use it to set full scale.


A clock signal must be provided as a reference for the internal switched capacitor position differentiator and motor current integrator. The clock signal should be a sine or square wave between Analog Common and ground at a maximum frequency of 4.0 MHz.

All digital inputs and outputs are TTL compatible levels referenced to ground.

## Input Signals And Track Crossing Outputs

The input format selected for position feedback is consistent with a large class of sensors that generate two cyclical output signals displaced in space phase by 90 degrees (quadrature signal pairs). These sensors include resolvers, inducto-syns, optical encoders, and most importantly, servo demodulators designed for rigid disk head position sensing.

**Figure 3a Track Crossing Outputs (for  $\mu$ A2460)**



CR04850F

The input signals N and Q are quadrature quasi triangular waveforms with amplitudes of  $\pm 2.5$  V nominal referenced to Analog Common. The periods of the input signals are subdivided by internal comparators and logic and sent to the Track Crossing outputs T<sub>0</sub>, T<sub>1</sub>, and T<sub>2</sub>. The relationship of these outputs to the inputs N and Q is shown in Figure 3a (for  $\mu$ A2460) and Figure 3b (for  $\mu$ A2461).


Note that different servo patterns may yield different numbers of track centerlines for each period of the quadrature signal pair. The relationship of T<sub>0</sub>, T<sub>1</sub>, and T<sub>2</sub> to N and Q is independent of track centerlines, leaving the correct interpretations to the microcontroller.

## DAC

The DAC is an 8-bit, buffered input, voltage output digital to analog converter. The output voltage with an input code of all zeros is equal to Analog Common. Full scale is equal to Analog Common  $\pm 2.35$  V. The polarity depends on the Direction In Signal; Direction In High will result in a positive DAC output.

The DAC enable line when high will cause the DAC's input buffer to become transparent, i.e. input data will affect the output voltage immediately. When DAC enable is brought low the data present on the input lines will be latched and any further changes to the input data will not change the output voltage. The DAC functions in both Seek and Follow Mode. During Seek Mode the DAC out-

**Figure 3b Track Crossing Outputs (for  $\mu$ A2461)**



CR04190F

put is used as a velocity reference. In Follow Mode the DAC output can be summed into the position reference signal to offset the heads from track center.

#### Analog Switch

An uncommitted single pole single throw analog switch with an ON resistance of approximately  $100\ \Omega$  is provided. This switch is ON during Follow Mode.

#### Mode Select

The two major intended operating modes for the  $\mu$ A2460 are controlled by the microcontroller via the SEEK/FOLLOW input. Mode Select input high enables Seek Mode, low enables Track Follow Mode.

SEEK, when asserted by the microcontroller along with DIRECTION and a non-zero VELOCITY value as inputs, causes the actuator system to accelerate in the requested direction. During the ensuing motion, the actuator system will come under velocity feedback control. The velocity feedback signal is created by differentiation of the quadrature position signals and, additionally, by integration of motor current.

FOLLOW, the negation of SEEK, changes the feedback loop to a track-following or position mode. Position servos are typically second order systems and without loop compensation are potentially unstable. External components are used, along with the  $\mu$ A2460, to achieve stable track following performance. Velocity information ( $V_1$ ) is made available as an output in this mode as an aid in stabilizing certain loops. If non-zero data is supplied to the velocity latches in this mode, it will result in a track offset in the

direction indicated by DIRECTION IN/OUT. Figure 4 shows typical seek operation.


#### Position Output

When the  $\mu$ A2460/ $\mu$ A2461 is set to Seek Mode the signal from Position Output lead is shown in Figure 5. This signal is made by switching the position inputs, ( $N$  and  $Q$ ) through an inverter if required, ( $\bar{N}$  and  $\bar{Q}$ ) to the output using the track crossing signals. It can be used, if desired, to interpolate between DAC steps by attenuating it and summing it with the DAC output.

Track Follow Mode is entered when the heads are near the end of a seek, usually within one half to one track away from the target track centerline. The final setting to the track center is done by the position loop.


When the device is switched to Follow Mode, the position input signal ( $N$ ,  $\bar{N}$ ,  $Q$  or  $\bar{Q}$ ) that is currently selected to the output is latched and the Position Out signal follows the selected position input signal until the device is switched back to Seek Mode. This implies that the switch to Follow Mode must not be made until the signal that will be the correct Position error signal for the target track is present at the output. If track centers are defined as the zero crossings of both  $N$  and  $Q$  this means that the switch to Follow Mode must be made less than one-half track away from the target track. (This is with respect to a convention of 4 track per encoder cycle, so switching must be done within  $90^\circ$  of the period of  $N$  or  $Q$ ).

Figure 4 Typical Seek



CRC4200F

Figure 5 Position Output During Seek Mode



### Velocity Outputs

There are two analog signal outputs representing velocity. The first ( $V_1$ ) is derived by differentiating the position input signals. The entire differentiator is on-chip, using switched capacitor techniques and requires no external components.

The transfer function of the differentiator is:

$$V_O = dv/dt \text{ (input)} \times 14.3/f \text{ (clock) Hz}$$

As an example; a 10 kHz triangular signal pair into N and Q of 6.0 V peak-to-peak amplitude ( $dv/dt = 120 \text{ kv/sec}$ ) would result in a velocity voltage output of 1.716 volts referenced to Analog Common with a clock of 1.0 MHz. The polarity will be positive if N is leading Q by 90 de-

grees and negative if Q is leading N. This block functions during both Seek and Follow modes.


The second velocity output is obtained by integrating a voltage proportional to the current in the motor using the following function:

$$dv/dt \text{ (out)} = V (+I_{in} - -I_{in}) \times 2 \times 10^{-4} f \text{ (clock) Hz.}$$

The motor current integrator output is clamped to Analog Common during Follow Mode and is released at the initiation of a seek.

Figure 6 shows a typical application set up for the Servo Control chip.

**Figure 6 Typical Application Setup**



CR04220F

**$\mu$ A2460,  $\mu$ A2461**

**Electrical Characteristics**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 12 \text{ V}$ ,  $f_{clk} = 2.0 \text{ MHz}$ , Analog Common =  $5.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit	
Digital I/O	Input Voltage LOW				0.8	V	
	Input Voltage HIGH		2.0				
	Output Voltage LOW	$I_{OL} = 2.5 \text{ mA}$			0.45		
	Output Voltage HIGH	$I_{OH} = 40 \mu\text{A}$	2.4				
	Input Load Current	$V_I = 0 \text{ V}$ to $V_{CC}$			0.2	mA	
Clock Input	Input Comparator Reference Level		2.0	2.5	3.0	V	
	Input Impedance		15	20		$k\Omega$	
DAC	Linearity <sup>1</sup>		-1		+1	LSB	
	Resolution			8.0		bits	
	Differential Nonlinearity				Monotonicity Guaranteed		
	Full Scale Output Voltage	Direction In High	7.25	7.35	7.45	V	
		Direction In Low	2.55	2.65	2.75		
	Zero Scale Voltage			5.0			
	Output Offset Voltage				$\pm 10$	mV	
Position Inputs	Settling Time <sup>2, 4</sup>	To $1/2$ LSB All bits ON or OFF				$\mu\text{s}$	
	Input Voltage Range		1.0		9.0	V	
	Input Impedance		15	20		$k\Omega$	
Analog Switch	On Resistance	$V_{CM} = 0 \text{ V}$ to $12 \text{ V}$		100	200	$\Omega$	
	Off Leakage <sup>3</sup>			2.0	100	nA	
Position Output	Output Voltage Swing	$R_L = 15\text{K}$ Follow Mode	1.0		9.0	V	
	Voltage Gain		0.9		1.1	—	
	Output Offset Voltage				$\pm 20$	mV	
Velocity Outputs	Output Voltage Swing	$R_L = 15\text{K}$	1.0		9.0	V	
	Output Offset Voltage				$\pm 20$	mV	
					+15		

---

## **$\mu$ A2460 • $\mu$ A2461**

---

### **$\mu$ A2460, $\mu$ A2461 (Cont.)**

**Electrical Characteristics**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 12$  V,  $f_{clk} = 2.0$  MHz, Analog Common = 5.0 V, unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
I <sub>CC</sub>	Positive Supply	$V_{CC} = 13.2$ V		10	15	mA
I <sub>SS</sub>	Negative Supply	$V_{CC} = 13.2$ V	-15	-10		mA
I <sub>AC</sub>	Analog Common I		-2.0	0	+2.0	mA
V <sub>1</sub> — Differentiator	Linearity	$f_{clk} = 1.0$ MHz to 4.0 MHz; $f_{N/Q} \leq 10$ kHz		0.25		%
V <sub>2</sub> — Integrator	Linearity	$f_{clk} = 1.0$ MHz to 4.0 MHz		1.0		%

#### **Notes**

1. DAC Linearity is a function of the Clock frequency; Linearity at 1.0 MHz is typically  $\pm \frac{1}{2}$  LSB.
2. DAC Settling Time is approx 5.0  $\mu$ s, plus a delay of maximum  $32 \times$  Clock period i.e.,  $5 + 32 \mu$ s at Clock = 1.0 MHz Minimum could be 5.0  $\mu$ s.
3. Equivalent to 50 M $\Omega$ .
4. Guaranteed, but not tested in production.

# $\mu$ A2470

## Winchester Disk Position Demodulator

**Preliminary****Linear Division Disk Drives****Description**

The  $\mu$ A2470 is a monolithic analog/digital integrated circuit which decodes a quadrature di-bit pattern from the dedicated servo surface of a disk file into head position, track data and timing components. The  $\mu$ A2470 accepts this signal after it has been amplified by a  $\mu$ A2480 type of preamp and processes the various components for input to a  $\mu$ A2460 type servo controller. These three circuits and their external components form a disk servo control system for closed loop applications.


- Quadrature Position Signals
- Programmable Charge And Discharge In Peak Detectors
- Sync Lock By PLL With Lock Detection Output
- NRZ Track Data And Clock Output
- Band Gap 5.0 V Reference Provided
- AGC Amplifier With 36 dB Range
- Servo Frame Rates To 400 kHz
- Compatible With  $\mu$ A2480 Servo Preamp And  $\mu$ A2460 Servo Control Chip
- Standard 5.0 V And 12 V Power Supplies

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Internal Power Dissipation <sup>1, 2</sup>	
28L-Ceramic DIP	2.50 W
Supply Voltage, $V_{CC1}$	6.0 V
Supply Voltage, $V_{CC2}$	15 V

**Notes**

1.  $T_J$  Max = 175°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 16.7 mW/°C.


**Connection Diagram****28-Lead DIP****(Top View)**

CD01560F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2470DC	FM	Ceramic DIP

Block Diagram



EQ00700F

---

**Description Of Lead Functions**

Lead	Name	Function
<b>Input Signals</b>		
2	Pre-scaler LSB	Programs the Pre-scaler for VCO frequency relative to the frame rate. Divide ratios of 32, 64, 96, and 128 are available. Inputs are TTL levels.
3	Pre-scaler MSB	
5	VCO Tuning Voltage	Voltage input sets the VCO Current.
11	Charge Pump Current	Voltage input sets the current level into the Loop Filter.
14	Ground	
18	$V_{CC2}$	12 V supply input.
25	Composite IN 1	Composite signal inputs.
26	Composite IN 2	
28	$V_{CC1}$	5.0 V supply input.
<b>Outputs</b>		
1	Track Clock OUT	Clock output derived from the Sync signal. Used as reference for Track Data; TTL.
10	Clock OUT	VCO output; TTL.
13	PLL Locked	Logic high when PLL is locked; TTL.
17	Composite OUT	AGC Amplifier output.
19	Analog Reference	5.0 V reference output. Used as reference for N and Q outputs.
20	QP OUT	Quadrature position output.
21	NP OUT	Normal position output.
27	Track Data	NRZ data from missing Sync pulses; TTL.
<b>External Components</b>		
4	Sync Timing	Oneshot timing RC network. Sets length of window used in Sync Separator.
6-7	VCO Capacitor	VCO Timing Capacitor. Sets VCO center frequency.
8-9	Storage Capacitor	PLL Loop Filter.
12	Charge Magnitude	Oneshot timing RC network. Sets length of current pulse out of the Phase Detector.
15	Peak Detector Discharge Current	Resistor to Ground. Sets the internal peak detector discharge current.
16	Peak Detector Charge Current	Resistor to Ground. Sets the internal peak detector charge current.
21	Balance Bypass	Bypass capacitor for the offset cancelling circuit in the AGC Amplifier. Sets the low frequency roll off of the Amplifier.
23	AGC 1	Loop Filter capacitor for AGC Amplifier.
24	AGC 2	Bypass Capacitor for AGC Amplifier.

---

### Theory Of Operation

The purpose of the μA2470 is to demodulate both analog and digital information from the composite servo signal as shown in figure 1. This signal contains the digital signals Data and Sync and the analog quadrature di-bit signals N,  $\bar{N}$ , Q, and  $\bar{Q}$ .

**Data** The track data is presented as NRZ with a companion clock signal for latch control. The track data is decoded from the first pulse in each servo cell. This data permits identification of index position, guardband etc. The codes and schemes are entirely at the user's option as no decoding is done on-chip.

**Sync** The sync pulse is the one pulse in the frame which is always present in every frame on every track. This pulse is used to synchronize the PLL and makes decoding the rest of the information in the frame possible.

**Quadrature Position Signals** The four position pulses are analog signals whose amplitude encodes the position of the disk file heads with respect to the data track centers. N and Q are in a quadrature relationship, i.e. when N and  $\bar{N}$  are equal in magnitude the difference between Q and  $\bar{Q}$  is at maximum and vice versa. Equal magnitudes of N and  $\bar{N}$  represent odd tracks and Q and  $\bar{Q}$  the even tracks.

**AGC Amplifier** The μA2470 AGC Amplifier is a fully differential design with a typical bandwidth of 20 MHz and active offset cancelling. The composite signal input level must be between 30 mV and 300 mV to be within the Amplifier's active AGC range. The offset cancelling circuit requires an external filter capacitor which provides control of the low frequency response. An external capacitor is used to control the AGC bandwidth. The AGC Amplifier output amplitude is typically 3.5 Vp-p and is available at an output lead on the device for monitoring.

**Sync Separator** The Sync Separator shown in Figure 2 operates on the composite signal as it appears at the output of the AGC Amplifier. The hysteresis comparator has thresholds of +0.7 V and 0 V and produces pulses whose trailing edges are at the zero crossings of the composite signal. The trailing edges of these pulses trigger the one-shot. The output of the oneshot is AND-gated with the pulse stream from the hysteresis comparator to produce the sync pulse. The pulse length from the oneshot should only be long enough to enclose the sync bit as the next

pulse in the stream. Sync separator timing is shown in Figure 3.

**TRACK DATA DEMODULATOR** The track data encoding flip-flop changes state whenever there is a data pulse present producing NRZ data for the user.

**PHASE LOCK LOOP** When a disk sync pulse is sensed by the Sync Separator, the PLL compares the phase of disk sync with the phase of a reference sync pulse generated by the window decoder. Refer to Figure 4 and 5. Every other sync pulse from the Sync Separator causes the window decoder counter to preset. This forces the decoder into phase alignment with the disk sync. Starting from a known condition allows a phase comparison to be made on the next frame by comparing the trailing edges of the reference sync with the disk sync pulses and outputting a correction signal to the charge pump to increase or decrease the VCO frequency to correct the phase error. On the next frame the cycle is repeated.

**LOCK DETECTOR** When the frequency and phase of the VCO are correct, the trailing edge of the sync pulse will coincide with the trailing edge of count 4 from the counter/decoder. The decoder generates a window from the end of count 3 to the end of count 5, so that the sync edge will ideally fall in the middle. Whenever the sync edge falls inside the window four consecutive times, lock is detected and the lock signal goes true. In order for the lock signal to be reset the sync pulse must be outside the window for four consecutive frames.

**POSITION DEMODULATOR** Figure 6 shows the position signals as a function of servo head position. The Position Demodulator consists of four digitally enabled peak detectors, two summing amplifiers and a precision band gap reference. Each of the four peak detectors is enabled by the window decoder during one of the position pulses as shown in Figure 7. The N position output is derived by taking the difference between the first two peak detector outputs. The Q output is similarly obtained from the second pair. The outputs are referenced to the 5 V reference which is available as an output to be used as an analog baseline. The charging and discharging slew rates in the peak detectors are programmable by external resistors. The charging slew rate is associated with acquisition of the peak and the discharge slew rate controls the droop rate between peaks.

Figure 1 Composite Servo Signal




Figure 2 Sync Separator




Figure 3 Sync Separator Timing






Figure 4 Phase Lock Loop Block Diagram




CR05580F

Figure 5 VCO Fast/Slow Timing Diagram



VCO SLOW


CR05590F



VCO FAST


CR05600F

Figure 6 Magnetized Pattern of Quadrature Di-Bit Servo Signal and Read Signal




CR05610F

Figure 7 Position Pulse



CR05620F

**Figure 8 PLL Synchronizing Event**



CR05630F

**$\mu$ A2470**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC2} = 12 \text{ V}$ ,  $V_{CC1} = 5.0 \text{ V}$ , unless otherwise specified.

Characteristic	Condition	Min	Typ	Max	Units
<b>AGC Amplifier</b>					
Max Voltage Gain	Input Freq = 1.0 MHz		46		dB
AGC Range	Input Freq = 1.0 MHz		40		dB
Frequency Response			15		MHz
Input Voltage Range		30		300	mV
Output Voltage			5.0		$V_{p-p}$
<b>N and Q Outputs</b>					
Output Voltage	$R_L = 20\text{K}$		5.0		$V_{p-p}$
Output Impedance			100		$\Omega$
Output Offset Voltage			20		mV
<b>Voltage Reference</b>					
Output Voltage		4.8	5.0	5.2	V
Output Current				5.0	mA

# $\mu$ A2470


$\mu$ A2470 (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC2} = 12 \text{ V}$ ,  $V_{CC1} = 5.0 \text{ V}$ , unless otherwise specified.

5


Characteristic	Condition	Min	Typ	Max	Units
<b>VCO</b>					
Max Frequency	$C_{VCO} = 20 \text{ pF}$		20		MHz
Tuning Range		-60		+140	%
<b>Digital Outputs</b>		(R pull-up = 2.0K to $V_{CC}$ )			
$V_{OL}$			0.4		V
Rise Time	0.8 to 2.4 V		20		ns
Fall Time	2.4 to 0.8 V		5.0		ns
<b>Supply Current</b>					
$V_{cc1}$		140			mA
$V_{cc2}$		12			mA

**Program Voltage vs Charge Pump Current**




PC11641F

**Control Voltage vs VCO Frequency**




PC11651F

**Capacitor Value vs Sync Pulse Demodulator And Charge Pump Oneshot Pulse Length**



PC11660F

**Test Circuit (Note 2)**



CR05640F

**Notes**

1. Open collector digital outputs
  2. C1 = 33 pF  
C2 = 100 pF  
C3 = 15 pF
- Values are for a frame frequency of 150 kHz.  
Scale linearly for other frame notes.

# $\mu$ A248X • $\mu$ A248XR Series Winchester Disk Read/Write Preamplifiers

Linear Division Disk Drives

**Description**

The  $\mu$ A248X/ $\mu$ A248XR Series High Performance Read/Write Preamplifiers are intended for use in Winchester disk drives which employ center tapped ferrite or manganese-zinc read/write heads. The circuit can interface with up to eight read/write heads which makes it ideal for multi-platter disk drive designs. Designed to reside in the Head/Disk Assembly (HDA) of Winchester disk drives, the Read/Write Preamplifiers provide termination, gain, and output buffering for the disk heads as well as switched write current. Certain write fault conditions are detected and reported to protect recording integrity. The parts are available with internal damping resistor ( $\mu$ A248XR) and without internal damping resistor. ( $\mu$ A248X)

- Wide Bandwidth, High Gain, Low Noise
- Up To Eight Read/Write Channels
- Internal Write Fault Condition Detection
- 5.0 V & 12 V Power Supply Voltages
- Independent Read & Write Data Lines
- TTL Control And Data Logic Levels
- Externally Programmable Write Current
- Available With Internal Damping Resistor
- Compatible With SSI 117 Family

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic	-65°C to +175°C
Plastic	-65°C to +150°C

## Operating Junction Temperature Range 25°C to 135°C

## Lead Temperature

Ceramic (soldering, 60 s)	300°C
Plastic (soldering, 10 s)	265°C


Internal Power Dissipation,<sup>1, 2</sup>

28L-Ceramic DIP	2.50 W
24L-Ceramic DIP	1.95 W
18L-Ceramic DIP	1.58 W
32L-Brazed Flatpak	1.88 W
24L-Brazed Flatpak	0.97 W
24L-Ceramic Flatpak	0.90 W
44L-PLCC	1.92 W
28L-PLCC	1.39 W

Supply Voltage, V <sub>CC1</sub>	6.0 V
Supply Voltage, V <sub>CC2</sub>	15 V
Write Current (IWC)	70 mA

**Notes**

1. T<sub>J Max</sub> = 150°C for the Plastic, and 175°C for the Ceramic.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 28L-Ceramic DIP at 16.7 mW/°C the 24L-Ceramic DIP at 13 mW/°C, the 18L-Ceramic DIP at 10.5 mW/°C, the 32L-Brazed Flatpak at 12.5 mW/°C, the 24L-Brazed Flatpack at 6.5 mW/°C, the 24L Ceramic Flatpak at 6.0 mW/°C, the 44L-PLCC at 15.3 mW/°C, and the 28L-PLCC at 11.2 mW/°C.

**Connection Diagram****24-Lead Flatpak  
(Top View)**

5

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2484GC	FR	Brazed Flatpak
$\mu$ A2484RGC	FR	Brazed Flatpak

**Input Voltages**

Head Select (HS0, HS1, HS2)	-0.4 V to V <sub>CC1</sub> + 0.3 V
Write Current (WC) Voltage in read and idle modes. (Write mode must be current limited to -70 mA)	-0.3 V to V <sub>CC1</sub> + 0.3 V
Chip Select (CS)	-0.4 V to V <sub>CC1</sub> + 0.3 V
Read/Write (R/W)	-0.4 V to V <sub>CC1</sub> + 0.3 V

**Part Selection**


Device Code	Channels
$\mu$ A2482X	2
$\mu$ A2484X	4
$\mu$ A2485X	5
$\mu$ A2486X	6
$\mu$ A2488X	8

# $\mu$ A248X • $\mu$ A248XR Series

## Connection Diagram

24-Lead DIP

(Top View)




CD01591F

## Connection Diagram

18-Lead DIP

(Top View)



CD01601F

## Order Information

Device Code    Package Code

Package Description

$\mu$ A2482DC

FU

Ceramic DIP

$\mu$ A2482RDC

FU

Ceramic DIP

## Connection Diagram


24-Lead Cerpak

(Top View)

## Connection Diagram

24-Lead Cerpak

(Top View)




CD01621F

## Connection Diagram

24-Lead DIP

(Top View)



CD01630F

## Order Information

Device Code    Package Code

Package Description

$\mu$ A2484FC

FN

Ceramic Flatpak

$\mu$ A2484RFC

FN

Ceramic Flatpak

## Order Information

Device Code    Package Code

Package Description

$\mu$ A2485DC

7L


Ceramic DIP

$\mu$ A2485RDC


7L

Ceramic DIP

**Connection Diagram  
24-Lead Cerpak  
(Top View)**




**Connection Diagram  
28-Lead DIP  
(Top View)**



5

Device Code	Package Code	Package Description
$\mu$ A2485FC	FN	Ceramic Flatpak
$\mu$ A2485RFC	FN	Ceramic Flatpak


**Connection Diagram  
28-Lead PLCC (Top View)**



Device Code	Package Code	Package Description
$\mu$ A2486QC	KH	Plastic Leaded Chip Carrier
$\mu$ A2486RQC	KH	Plastic Leaded Chip Carrier

Device Code	Package Code	Package Description
$\mu$ A2486DC	FM	Ceramic DIP
$\mu$ A2486RDC	FM	Ceramic DIP

**Connection Diagram  
24-Lead Flatpak  
(Top View)**




Device Code	Package Code	Package Description
$\mu$ A2485GC	FR	Brazed Flatpak
$\mu$ A2485RGC	FR	Brazed Flatpak

# $\mu$ A248X • $\mu$ A248XR Series

## Connection Diagram

### 44-Lead PLCC (Top View)




## Order Information

Device Code	Package Code	Package Description
$\mu$ A2488QC	KI	Plastic Leaded Chip Carrier
$\mu$ A2488RQC	KI	Plastic Leaded Chip Carrier

## Connection Diagram

### 32-Lead Flatpak (Top View)



## Order Information

Device Code	Package Code	Package Description
$\mu$ A2488GC	FS	Brazed Flatpak
$\mu$ A2488RGC	FS	Brazed Flatpak

## Functional Description

In the Write mode, the  $\mu$ A248X/ $\mu$ A248XR Series accepts TTL compatible write data pulses on the WDI lead. On the falling edge of each write data pulse, a current transition is made in the selected head. Head selection is accomplished via TTL input signals: HS0, HS1, HS2 (see Table 2). Internal circuitry senses the following conditions:

1. Absence of data transitions.
2. Open circuit head connection.
3. Absence of write current.
4. Short circuit head connection.
5. Idle or read mode.

Any or all of the above conditions would result in a high level on the write unsafe (WUS) output signal.

During read operations, the  $\mu$ A284X amplifies the differential voltages appearing across the selected R/W head lead and applies the amplified signal differentially to data lines RDX and RDY.

### Description of Lead Functions

Lead	Name	Description of Functions
$\overline{CS}$	Chip Select	Chip Select High disables the read/write function of the device and forces idle mode. (TTL)
R/W	Read/Write Select	A Logic High places the devices in read mode and a Logic Low forces write mode. Refer to Table 1. (TTL)
H0X, Y through H7X, Y	Read/Write Head Connections	The $\mu$ A2488 has eight pairs of read/write connections. The X and Y phases are made consistent with the read output, RDX and RDY, phases. (Differential)
RDX, Y	Read Data Outputs	The chip has one pair of read data outputs which is multiplexed to the appropriate head connections. (Differential)
HS0 through HS2	Head Select Inputs	The eight read/write heads are addressed with the head select inputs. Refer to Table 2. (TTL)
WC	Write Current Input	This lead sets the current level for the write mode. An external resistor is connected from this lead to ground, and write current is determined by the value of this resistor divided into the write current constant K, which is typically 140 V.
WDI	Write Data Input	The write data input toggles the write current between the X and Y selected head connections. Write current is switched on the negative edge of WDI. The initial direction for write current is the X side of the switch and is set upon entering read or idle mode. (TTL)
$V_{DD2}$	Resistor Center Tap	In some versions (determined by lead availability) of the $\mu$ A248X series, a resistor may be connected between RCT and $V_{DD1}$ to reduce internal power dissipation. If this resistor is not used, RCT must be connected externally to $V_{DD1}$ .
VCT	Center Tap Voltage	The center tap output provides bias voltage for the head inputs in read and write mode. It should be connected to the center tap of the read/write heads.
WUS	Write Unsafe	A high logic level at the write unsafe output indicates a fault condition during write. Write unsafe will also be high during read and idle mode. (Open collector)

**Table 1 Read/Write Select**

**Operating Modes**

Chip Select CS	Read/Write R/W	Mode
1	X	Idle
0	1	Read
0	0	Write

**Table 2 Head Select Inputs**


**Head Selection**

HS0	HS1	HS2	Head Selected <sup>1</sup>
0	0	0	0
1	0	0	1
0	1	0	2
1	1	0	3
0	0	1	4
1	0	1	5
0	1	1	6
1	1	1	7

**Note**

1. If selected head is beyond the capacity of the  $\mu$ A248X model, the open input condition on the selected input will be reported as an unsafe level at the WUS output.

**Block Diagram (Typical,  $\mu$ A248X)**



EQ00720F

**Absolute Maximum Ratings** All voltages referenced to GND

Symbol	Characteristic		Value	Unit	
$V_{DD1}$	DC Supply Voltage		-0.3 to +14	V	
$V_{DD2}$			-0.3 to +14	V	
$V_{CC}$			-0.3 to +6.0	V	
$V_{in}$	Digital Input Voltage Range		-0.3 to $V_{CC}$ +0.3	V	
$V_H$	Head Port Voltage Range		-0.3 to $V_{DD}$ +0.3	V	
$V_{wus}$	WUS Port Voltage Range		-0.3 to +14	V	
$I_W$	Write Current		60	mA	
$I_O$	Output Current	RDX, RDY	-10	mA	
		VCT	-60		
		WUS	+12		

**Recommended Operating Conditions**

Symbol	Characteristic		Value	Unit	
$V_{DD1}$	DC Supply Voltage		12 $\pm$ 10%	V	
$V_{DD2}$			6.5 to $V_{DD1}$	V	
$V_{CC}$			5.0 $\pm$ 10%	V	
$L_H$	Head Inductance		5.0 to 15	$\mu$ H	
$R_D$	Damping Resistor (External)		500 to 2000	$\Omega$	
$R_{CT}$	RCT Resistor		90 $\pm$ 5.0% ( $\frac{1}{2}$ watt)	$\Omega$	
$I_W$	Write Current		25 to 50	mA	
$I_O$	RDX, RDY Output Current		0 to 100	$\mu$ A	

## **$\mu$ A248X • $\mu$ A248XR Series**

**DC Characteristics**  $25^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   $V_{DD1} = 12 \text{ V}$ ,  $V_{CC} = 5.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic		Condition		Min	Max	Unit
$I_{CC}$	Supply Current		Read/Idle Mode			25	mA
			Write Mode			30	
$I_{DD}$	Supply Current		Idle Mode			25	mA
			Read Mode			50	
			Write Mode			$30 + I_W$	
$P_C$	Power Consumption		$T_J = 125^\circ\text{C}$	Idle Mode		400	mW
				Read Mode		600	
				Write Mode, $I_W = 50 \text{ mA}$ , $R_{CT} = 90 \Omega$		850	
				Write Mode, $I_W = 50 \text{ mA}$ , $R_{CT} = 0 \Omega$		1050	
$V_{IL}$	Digital Inputs:	Input Voltage LOW			-0.3	0.8	V
$V_{IH}$		Input Voltage HIGH			2.0	$V_{CC} + 0.3$	V
$I_{IL}$		Input Current LOW	$V_{IL} = 0.8 \text{ V}$		-0.4		mA
$I_{IH}$		Input Current HIGH	$V_{IH} = 2.0 \text{ V}$			100	$\mu\text{A}$
$V_{OL}$	WUS Output		$I_{OL} = 8.0 \text{ mA}$			0.5	V
$I_{OH}$			$V_{OH} = 5.0 \text{ V}$			100	$\mu\text{A}$
$V_{CT}$	Center Tap Voltage		Read Mode		4.0 (typ)		V
			Write Mode		6.0 (typ)		V

**Write Characteristics**  $V_{DD1} = 12 \text{ V}$ ,  $V_{CC} = 5.0 \text{ V}$ ,  $I_W = 45 \text{ mA}$ ,  $L_h = 10 \mu\text{H}$ ,  $f(\text{Data}) = 5.0 \text{ MHz}$ ,  $CL$  (RDX, RDY)  $\leq 20 \text{ pF}$ ,  $R_D \text{ EXT} = 750 \Omega$  or  $R_D \text{ INT}$ , unless otherwise specified.

Characteristic	Condition		Min	Max	Unit
Write Current Range			10	50	mA
Write Current Constant "K"			133	147	V
Differential Head Voltage Swing			5.7		V (pk)
Unselected Diff. Head Current				2.0	mA (pk)
Differential Output Capacitance				15	pF
Differential Output Resistance	Without Internal Resistors		10K		$\Omega$
	With Internal Resistors		538	1.0K	
WDI Transition Frequency	$WUS = \text{LOW}$		400 (typ)		kHz
$I_{wc}$ to Head Current Gain			18 (typ)		mA/mA


**Read Characteristics**  $V_{DD1} = 12$  V,  $V_{CC} = 5.0$  V,  $Lh = 10 \mu$ H,  $f$  (Data) = 5.0 MHz,  $CL$  (RDX, RDY)  $\leq 20$  pF, ( $V_{in}$  is referenced to  $V_{CT}$ ),  $R_D$  EXT = 750  $\Omega$  or  $R_D$  INT, unless otherwise specified.

Characteristic	Condition		Min	Max	Unit
Differential Voltage Gain	$V_{in} = 1.0$ mV <sub>p-p</sub> at 300 kHz $RL$ (RDX), $RL$ (RDY) = 1.0 k $\Omega$		80	120	V/V
Dynamic Range	Input Voltage, $V_I$ , Where Gain Falls by 10%. $V_{in} = V_I + 0.5$ mV <sub>p-p</sub> at 300 kHz		-2.0	+2.0	mV
Bandwidth (-3db)	$Z_s$   < 5.0 $\Omega$ , $V_{in} = 1.0$ mV <sub>p-p</sub>		30		MHz
Input Noise Voltage	BW = 15 MHz, $Lh = 0$ , $Rh = 0$			2.1	nV/ $\sqrt{\text{Hz}}$
Differential Input Capacitance	$f = 5.0$ MHz			23	pF
Differential Input Resistance	$f = 5.0$ MHz	Without Internal Resistors	2K		$\Omega$
		With Internal Resistors	440	850	
Input Bias Current				45	$\mu$ A
Common Mode Rejection Ratio	$V_{CM} = V_{CT} + 100$ mV <sub>p-p</sub> at 5.0 MHz		50		db
Power Supply Rejection Ratio	100 mV <sub>p-p</sub> at 5.0 MHz on $V_{DD1}$ , $V_{DD2}$ , or $V_{CC}$		45		db
Channel Separation	Unselected Channels: $V_{in} = 100$ mV <sub>p-p</sub> at 5.0 MHz and Selected Channel: $V_{in} = 0$ mV <sub>p-p</sub>		45		db
Output Offset Voltage			-480	+480	mV
Common Mode Output Voltage			5.0	7.0	V
Single Ended Output Resistance	$f = 5.0$ MHz			35	$\Omega$
Internal Damping Resistor			560	1070	$\Omega$

**Switching Characteristics**  $V_{DD1} = 12$  V,  $V_{CC} = 5.0$  V,  $T_J = 25^\circ\text{C}$ ,  $I_W = 45$  mA,  $Lh = 10 \mu$ H,  $f$  (Data) = 5.0 MHz,  $R_D$  EXT = 750  $\Omega$  or  $R_D$  INT, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit
R/W	R/W to Write	Delay to 90% of Write Current		1.0	$\mu$ s
	R/W to Read	Delay to 90% of 100 mV 10 MHz Read Signal Envelope or to 90% Decay of Write Current		1.0	
CS	CS to Select	Delay to 90% of Write Current or to 90% of 100 mV 10 MHz Read Signal Envelope		1.0	$\mu$ s
	CS to Unselect	Delay to 90% Decay of Write Current		1.0	
HS0 HS1 HS2	to any Head	Delay to 90% of 100 mV to 10 MHz Read Signal Envelope		1.0	$\mu$ s
WUS	Safe to Unsafe — TD1	$I_W = 50$ mA	1.6	8.0	$\mu$ s
	Unsafe to Safe — TD2	$I_W = 20$ mA		1.0	
Head Current	Prop. Delay — TD3, TD4	$Lh = 0 \mu$ H, $Rh = 0 \Omega$ From 50% Points		25	nS
	Asymmetry	WDI has 50% Duty Cycle and 1 ns Rise/Fall Time		2	
	Rise/Fall Time	10% – 90% Points		20	

**Figure 1 Head Current Timing**




CR04241F

**Figure 2a Unsafe to Safe Timing**



CR04251F

**Figure 2b Safe to Unsafe Timing**



CR04261F

# **$\mu$ A2480**

## **Winchester Disk Servo Preamplifier**

Linear Division Disk Drives

**Description**

The  $\mu$ A2480 provides termination, gain, and impedance buffering for the servo read head in Winchester disk drives. It is a differential input, differential output design with fixed gain of approximately 100. The bandwidth is guaranteed greater than 10 MHz.

The internal design of the  $\mu$ A2480 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead DIP (plastic) or 10-lead flatpak.

- Low Input Noise Voltage
- Wide Power Supply Range (8.0 V To 13 V)
- Internal Damping Resistors (1.0 k $\Omega$ )
- Functionally Compatible with SSI 101

**Absolute Maximum Ratings**

## Storage Temperature Range

Flatpak -65°C to +175°C

Molded DIP -65°C to +150°C

## Operating Temperature Range

0°C to 70°C

## Lead Temperature

Flatpak (soldering, 60 s) 300°C

Molded DIP (soldering, 10 s) 265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Molded DIP 0.93 W

10L-Flatpak 0.79 W

## Supply Voltage

15 V

## Output Voltage

15 V

## Differential Input Voltage


 $\pm 1.0$  V**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Flatpak.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Flatpak at 5.3 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.

**Connection Diagram**

## 8-Lead DIP

## (Top View)



CD01570F

5


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2480TC	9T	Molded DIP

**Connection Diagram**

## 10-Lead Flatpak

## (Top View)




CD01580F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2480FC	3F	Flatpak

**Equivalent Circuit**




EQ00710F

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $(V+) - (V-) = 8.0 \text{ V to } 13.2 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
G	Gain (differential)	$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$	92	115	138	
		$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$ , $T_A = 0^\circ\text{C to } 70^\circ\text{C}$	80		150	
BW	Bandwidth (3.0 dB)	$V_I = 2.0 \text{ mV}_{p-p}$	10	30		MHz
$R_I$	Input Resistance		800	1000	1200	$\Omega$
$C_I$	Input Capacitance			3.0		pF
$V_I$	Input Dynamic Range (differential)	$R_p = 130 \Omega$ , $V_{CC} = 12 \text{ V}$	3.0			$\text{mV}_{p-p}$
$I_s$	Supply Current	$V_{CC} = 12 \text{ V}$		30	40	mA
$\Delta V_O$	Output Offset (differential)	$R_s = 0 \Omega$ , $R_p = 130 \Omega$			600	mV
$V_n$	Equivalent Input Noise	$BW = 4.0 \text{ MHz}$ , $R_s = 0 \Omega$		1.5	10	$\mu\text{V}$
PSRR	Power Supply Rejection Ratio	$R_s = 0 \Omega$ , $f < 5.0 \text{ MHz}$	50	65		dB
$\Delta G/\Delta V$	Gain Sensitivity (Supply)	$\Delta V_{CC} = \pm 10\%$ , $R_p = 130 \Omega$		$\pm 1.3$		%/V
$\Delta G/\Delta T$	Gain Sensitivity (Temp)	$T_A = 25^\circ\text{C to } 70^\circ\text{C}$ , $R_p = 130 \Omega$		-0.2		%/ $^\circ\text{C}$
CMR	Common Mode Rejection (Input)	$f < 5.0 \text{ MHz}$	55	70		dB

### Typical Applications



CR04230F

#### Notes

1. Leads shown for 8-lead DIP.
2.  $R_{eq}$  is equivalent load resistance.
3.  $R_p = \frac{R_L \cdot R_{eq}}{R_L + R_{eq}}$
4.  $G = .88 R_p$   
Where  $R_p$  = value from Note 3 (above) in ohms.

# **$\mu$ A2490**

## **MFM/2,7 Data Separator/ Encoder-Decoder**

Linear Division Disk Drives

**Description**

The  $\mu$ A2490 Data Separator/Encoder-Decoder chip provides a convenient, high performance means of converting MFM or 2,7 encoded data derived from magnetic media to an NRZ digital bit stream. Also included is an MFM or 2,7 encoder which converts NRZ data to MFM or 2,7 encoded serial format suitable for recording on magnetic media. The  $\mu$ A2490 provides both MFM and 2,7 modes of operation selectable with a select pen.

The Data Separator chip provides the complete oscillator synchronization and data decode function required on controllers in the ST506 format, and disk drives in the ESDI format. The chip also allows selectable precompensation for those drives that may require it.

- Data Rates To 25 Mbps
- ESDI And ST506 Compatible Signal Definitions
- Can Be Used In Drive Or Controller
- Selectable MFM Or 2,7 Encoding/Decoding
- Internal Generation/Detection Of MFM And 2,7 Address Marks
- Internal Write Precompensation With Externally Programmed Value

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
PLCC	-65°C to +150°C

## Operating Temperature Range

0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
PLCC (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

2.50 W

28L-Ceramic DIP

1.92 W

44L-PLCC

6.0 V

Supply Voltage

6.0 V

TTL Inputs


6.0 V

Output Voltage

6.0 V

**Notes**

1.  $T_J \text{ Max}$  = 150°C for the PLCC, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the Ceramic DIP at 16.7 mW/°C, and the PLCC at 15.3 mW/°C.

**Connection Diagram****28-Lead DIP  
(Top View)**

CD01701F


**Note**

1. Passive compensation node.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2490DC	FM	Ceramic DIP

**Connection Diagram  
44-Lead PLCC  
(Top View)**



CD01710F

**Note**

1. Passive compensation node.

**Order Information**

<b>Device Code</b>	<b>Package Code</b>	<b>Package Description</b>
μA2490QC	KI	Plastic Leaded Chip Carrier

---

## Description of Lead Functions

Name	Description of Functions															
<b>Input Leads—All inputs are TTL</b>																
Address Mark Enable	This lead has two functions depending on the state of the WRITE GATE input lead. If ADDRESS MARK ENABLE is enabled (LOW) and WRITE GATE IS DISABLED (HIGH), then the $\mu$ A2490 will go into an address mark search mode. The address mark is the DC erased gap. If ADDRESS MARK ENABLE is enabled (LOW) and WRITE GATE is enabled (LOW), then the $\mu$ A2490 will not allow the RZ WRITE DATA output to change state. This allows the writing of DC erased gaps (address marks).															
Write Gate	When enabled (LOW) this lead will allow the $\mu$ A2490 to output encoded RZ data on the Write Data lead. Its function is tabulated as shown:															
	<table><thead><tr><th>Address Mark Enable</th><th>Write Gate</th><th>Resultant Function</th></tr></thead><tbody><tr><td>Enabled (LOW)</td><td>Enabled (LOW)</td><td>Write DC Erased Gap</td></tr><tr><td>Enabled (LOW)</td><td>Disabled (HIGH)</td><td>Search for DC Erased Gap</td></tr><tr><td>Disabled (HIGH)</td><td>Enabled (LOW)</td><td>Write RZ Data</td></tr><tr><td>Disabled (HIGH)</td><td>Disabled (HIGH)</td><td>Disabled</td></tr></tbody></table>	Address Mark Enable	Write Gate	Resultant Function	Enabled (LOW)	Enabled (LOW)	Write DC Erased Gap	Enabled (LOW)	Disabled (HIGH)	Search for DC Erased Gap	Disabled (HIGH)	Enabled (LOW)	Write RZ Data	Disabled (HIGH)	Disabled (HIGH)	Disabled
Address Mark Enable	Write Gate	Resultant Function														
Enabled (LOW)	Enabled (LOW)	Write DC Erased Gap														
Enabled (LOW)	Disabled (HIGH)	Search for DC Erased Gap														
Disabled (HIGH)	Enabled (LOW)	Write RZ Data														
Disabled (HIGH)	Disabled (HIGH)	Disabled														
RZ Read Data	This lead receives the encoded RZ data pulses from the Read Channel in the disk drive. This input is what the phase lock loop (PLL) locks up to when decoding read data, and is also what will restart the internal VCO clock after READ GATE switches from HIGH to LOW.															
Read Gate	When enabled (LOW) this lead will allow the $\mu$ A2490 to lock up to and read RZ data from the disk. When this lead changes states, the internal VCO clock is turned off. When this lead changes from HIGH to LOW (enabled), the first RZ READ DATA INPUT will restart the internal VCO clock. When this lead changes from LOW to HIGH (disabled), the first REFERENCE OSCILLATOR input pulse will restart the internal VCO clock.															
MFM/2,7 Select	This lead allows the user to select the desired code. A TTL low selects MFM and a TTL high selects the 2,7 code.															
Reference Oscillator	This is the reference clock input that the $\mu$ A2490 phase lock loop syncs to when in the write mode and the idle state. This input also restarts the VCO clock after READ GATE switches from LOW to HIGH. The frequency of the reference oscillator should be the same as the data rate. During write, the WRITE CLOCK input must be phase locked to the signal on this lead.															
Precompensation $2^0$	When this lead is enabled (HIGH) and PRECOMPENSATION $2^1$ lead is disabled (LOW), the precompensation value will be 5% of the 2f clock period.															
Precompensation $2^1$	When this lead is enabled (HIGH) and PRECOMPENSATION $2^0$ lead is disabled (LOW), the precompensation value will be 10% of the 2f clock period. If both PRECOMPENSATION $2^0$ and PRECOMPENSATION $2^1$ leads are enabled (HIGH), the precompensation value will result in a 15% correction of 2f clock period.															
Write Missing Clock	This lead receives the signal (active low) from the controller to drop the clock pulse out of bit 6 in the MFM "A1" pattern. This lead should be enabled (LOW) only when the "A1" pattern is present at the NRZ WRITE DATA input.															
Write Clock	This lead receives the clock from the controller which clocks the NRZ WRITE DATA (lead 28) input.															

**Description of Lead Functions (Cont.)**

**Name**

**Description of Functions**

**Input Leads—All inputs are TTL (Cont.)**

NRZ Write Data

This lead receives NRZ data from the controller along with WRITE CLOCK, for encoding and subsequent writing on the disk. Data is valid at the rising edge of WRITE CLOCK. This input assumes "0s" are a TTL low level.

5

**Output Leads—All outputs are TTL**

RZ Write Data

This lead is the RZ write data output to be written on the disk. This output is active low. It is clocked out with the PLL oscillator (which is locked to the REFERENCE OSCILLATOR).

NRZ Read Data

This lead is the NRZ decoded data output to the controller. This output assumes "0s" are a TTL low level. NRZ Read Data is valid at the rising edge of Read/Reference Clock.

Address Mark Found

A negative pulse output on this lead will indicate the presence of a DC erased gap. If the  $\mu$ A2490 is able to count 16 clock intervals without a flux change being sensed from the disk, then a "zero" will be clocked out at the first rising edge of a flux change and will last for one clock period. The address mark signal will occur at the beginning of the sync field since that is usually where the first flux change occurs after the DC gap.

"A1" Found

A negative pulse at this lead indicates that a missing clock has been found in the MFM code. This pulse lasts for one VCO clock period and is associated with the missing clock that was written in the "A1" pattern.

Read/Reference Clock

This lead will output the reference oscillator when READ GATE is disabled (HIGH), or the internal  $\mu$ A2490 clock when READ GATE is enabled (LOW) and 16 consecutive zeros have been decoded (in sync field). This allows the phase lock loop to lock up to the incoming RZ READ DATA before switching the READ/REFERENCE CLOCK output from the REFERENCE OSCILLATOR INPUT to the internal PLL's oscillator.

**External Connection Leads**

Filter +

This lead is the output of the charge pump and one of the differential inputs to the VCO. A negative pulse here will increase the VCO frequency.

Filter -

This lead is the output of the charge pump and the other (differential) input to the VCO. A negative pulse here will decrease the VCO frequency.

$V_{CC}$

This lead is the +5.0 V supply — DIP only.

$V_{CCA}$

This lead is the +5.0 V supply for analog circuitry — PLCC only.

$V_{CCD}$

This lead is the +5.0 V supply for digital circuitry — PLCC only.

Delay Capacitor

The external capacitor that sets the delay time of the RZ READ DATA to one half of a clock (VCO) period is attached here. Varying the capacitor value will vary the centering of the incoming data in its phase-error window. The other side of the capacitor should be tied to the +5.0 V supply.

Delay Resistor

An external resistor tied from this lead to GROUND will set the delay time (in conjunction with the capacitor on lead 9) of the internal delay network. A variable resistor can be used to accurately adjust the centering of the phase margin window.

**Description of Lead Functions (Cont.)**

Name	Description of Functions
<b>External Connection Leads (Cont.)</b>	
Charge Pump Fast	An external resistor from this lead to ground will determine the current that is added to the CHARGE PUMP SLOW current that will be used by the charge pump to drive the filter. This current is switched in, only during the sync fields, to decrease the sync-up time of the phase lock loop. It is turned off when 16 consecutive zeros have been decoded in the sync field, indicating a proper phase lock to data.
Charge Pump Slow	An external resistor from this lead to ground sets the operating current in the Charge Pump for normal data reading. This current is always ON. The CHARGE PUMP FAST and CHARGE PUMP SLOW current values are selected in conjunction with the FILTER + and FILTER - component values to insure proper stability of the phase lock loop during its operation.
Ground	This lead is the GROUND return for the chip — DIP only.
Ground A	This lead is the GROUND return for the analog circuit on the chip — PLCC only.
Ground D	This lead is the GROUND return for the digital circuit on the chip — PLCC only.
VCO Cap 1	One side of the VCO frequency-setting capacitor connects to this lead. A negative sloping transition on this lead corresponds to an "up" level of the VCO clock. The other side of the capacitor connects to lead 23.
VCO Cap 2	One side of the VCO frequency-setting capacitor connects to this lead. A negative sloping transition on this lead corresponds to an "up" level of the VCO clock. The other side of the capacitor connects to VCO CAP 1 lead. This lead can be connected to GATE lead if an in-phase start up is desired during the sync-up mode.
Gate	This lead can be tied to the adjacent VCO CAP 2 lead for an in-phase start up of the VCO. The internal CLOCK GENERATOR (see block description) will always turn off the internal VCO clock when the READ GATE changes state. The VCO will continue to free-run unless this lead is connected to VCO CAP 2 lead. The in-phase start up can be used in those situations where a servo clock is available for accurate frequency prediction of the anticipated incoming RZ READ DATA stream.

### Detailed Block Description

The following description gives a brief outline of the blocks contained in the block diagram of the μA2490 Data Separator. See Figure 1.


**SWITCH** — Connects either incoming read data (from the disk drive read electronics) or a reference oscillator to the phase lock loop for synchronizing the phase lock loop's oscillator (VCO). When not reading data the SWITCH block connects the reference oscillator to the PLO's input.

**PHASE DETECTOR** — Has two modes of operation — harmonic for read mode and non-harmonic for write and idle mode. In the harmonic mode, the phase detector is enabled by the rising edge of the incoming pulse. In the non-harmonic mode, the phase detector is constantly enabled. The phase detector generates pulses to control the CHARGE PUMP. The pulse width will correspond to the

phase error between the occurrence of an incoming pulse (from the SWITCH block) and the phase lock loop's oscillator (VCO). One output will control charge-up current to the filter and the other output will control the discharge current to the filter.

**SINGLE SHOT DELAY** — Provides a delay to allow the phase detector to set up for a phase comparison between incoming pulses and the phase lock loop's oscillator. The timing of this delay should be one half the VCO's clock period (quarter of the data rate) to assure a properly centered pulse in the Phase Lock Window. This delay circuit has absolutely no effect on the Data Window and the Data pulse phase relationships. The rising edges of the Delayed Data pulse and the VCO clock pulse are inherently in phase at the phase detector input, no matter how much the delay circuit is delaying the data. Since the Data Window is set by inverting the VCO clock waveform, the

**Figure 1** Block Diagram



Delayed Data input will always be centered in the Data Window.

**CHARGE PUMP** — Provides either a charging or discharging current, as directed by the phase comparator, to the externally connected loop filter. The value of the current is internally switched between CHARGE PUMP FAST (a high current) and CHARGE PUMP SLOW (a low current). The higher current is used in the "sync-up" mode during the reading of sync-fields, and the lower current is used during reading data or ID fields.

**VCO** — The Voltage Controlled Oscillator generates a continuous stream of clock pulses at a frequency rate that is determined by the input voltage provided from the charge-pump/filter combination, and an externally connected capacitor. The VCO output is continually being phase compared to the pulse stream selected by the SWITCH block. The input controlling voltage to the VCO is caused to vary in such a way as to maintain phase lock with the input pulses.

**CLOCK GENERATOR** — Provides the output of the VCO to the rest of the chip. The output of the CLOCK GENERATOR switches off at a change of state of the READ GATE input, and turns back on at the first occurrence of the RZ READ DATA (if READ GATE is enabled), or the REFERENCE OSCILLATOR (if READ GATE is disabled). The GATE lead can be tied to the VCO CAP lead to start the VCO in-phase with incoming RZ DATA or REFERENCE OSCILLATOR.

**ZERO PHASE START UP** — This block turns off all internal clocks whenever the READ GATE input changes state, and also toggles the GATE lead. This lead can be tied to one of the VCO capacitor leads to turn off the VCO at the same time. The first incoming bit that is to be fed into the phase lock oscillator (RZ READ DATA for READ GATE enabled, the REFERENCE OSCILLATOR for READ GATE disabled) will disable the gate function and allow the VCO to start in-phase with the incoming data, and will

enable all internal clocks. This provides the capability for an in-phase start up for PLL. See Figure 2.

**CONTROL LOGIC** — Decodes the input control lines from the controller to provide internal control signals to the  $\mu$ A2490. It indicates to the rest of the chip when reading or writing is being requested, and whether the MFM or 2,7 code is being used. During WRITE, it also presets the encoders to an encoded zero pattern.

**READ/WRITE CONTROL** — This block controls the switching of the  $\mu$ A2490 between READ and WRITE modes of operation.


**MFM & 2,7 ENCODER** — This block is controlled by the MFM/2,7 select lead. The MFM/2,7 select input will cause incoming WRITE DATA IN to be encoded into either MFM format or 2,7 format before it is clocked out as NRZ WRITE DATA.

**16 BIT REGISTER** — The incoming data stream for both read and write functions is shifted into this register for processing purposes. During sync-up time this register is used to count the number of incoming zeros to insure proper synchronization to the RZ READ DATA. During WRITE this register is used to enable precompensation time-shifts at the appropriate time in the write data stream. DC erased gaps in the RZ READ DATA stream are also detected by using this shift register.

**ADDRESS MARK DECODE** — During read mode, when address mark enable is active this block finds DC erased gaps in the incoming bit-stream that are at least 16 bits wide. A signal is sent to the controller to indicate a gap has been found (ADDRESS MARK FOUND).

**MISSING CLOCK DECODER (MFM)** — Immediately following the sync-field in an MFM encoded bit stream there is a pattern written that is not allowed in the MFM encode process. The byte written is generally "A1," and the CLOCK transition that should have occurred on the sixth bit is not written. On read-back this missing CLOCK bit is

**Figure 2 In-Phase Start up Timing for GATE Output Tied to Lead 23 (VCO CAP)**



CR04270F

detected by the Missing Clock Decoder and a pulse is generated. This pulse is used for timing alignment in the controller.

**PHASE UP** — This block lines up the  $\mu$ A2490's clock with the WRITE CLOCK input to assure proper phasing to clock out the WRITE DATA. The WRITE CLOCK input must be synchronized with the REFERENCE OSCILLATOR.

**MFM & 2,7 DECODER** — Translates the encoded RZ READ DATA into decoded NRZ DATA OUT before sending it on to the controller. The CONTROL LOGIC block will determine if the MFM decode or 2,7 decode algorithm is to be used.

**MISSING CLOCK GENERATOR (MFM)** — In MFM mode, this block allows the CLOCK transition in the 6th bit of the ID byte "A1" to be stripped out before being sent out as write data to the disk. This block is controlled by the controller.

**DIGITAL PRECOMP** — Four values of precompensation delays can be selected through two digital inputs. The precompensation written is dependent on the bit position in the write data stream. Its purpose is to cause a bit to be written early or late to offset the effects of bit-crowding (peak shifting) of closely spaced flux transitions on the disk. The four values of precompensation allowed are selectable between 0%, 5%, 10% and 15% of the VCO clock period.

**ANALOG PRE-COMP** — Works with the Digital Precomp block to actually inject the early or late write-time for a given WRITE DATA transition.

### Functional Description

The  $\mu$ A2490 can reside in either the disk controller or the drive itself. When it resides in the controller, the interface signals are compatible with the industry standard ST506

signals and levels. When utilized within the drive, the interface becomes compatible with ESDI (Enhanced Small Disk Interface) the proposed industry standard for higher capacity drive.


Operation of the  $\mu$ A2490 is dependent on the format in which the sectors of the disk are written. The principal requirement is the provision of an adequately long synchronization field prior to valid data. For the  $\mu$ A2490, this field must contain an all "zeros" (NRZ) data pattern for a minimum of 32 data bit intervals (NRZ) between assertion of READ GATE and the beginning of valid data (including address marks). Such a format as is suggested in the ST506 interface specifications is suitable. With the exception of the provision for leading "address marks," the format suggested in ESDI interface documents is also suitable.

### Read

When not writing, the internal PLL remains phase and frequency locked to the REFERENCE OSCILLATOR input until the READ GATE input is asserted by the controller. When ADDRESS MARK enable is asserted without asserting READ GATE or WRITE GATE, the  $\mu$ A2490 looks for the DC erased gap which should be at least 16 bits long. After detecting 16 bits of DC erased gap, a pulse appears at ADDRESS MARK FOUND lead at the first flux transition on the READ DATA lead. This pulse disappears with the arrival of the second pulse on the READ DATA lead. It is assumed, that this flux transition is the first bit of the encoded zero sync-field. ADDRESS MARK ENABLE should be disabled at this point and READ GATE should be asserted. ADDRESS MARK ENABLE and READ GATE should not be asserted at the same time.

As discussed before, assertion of READ GATE is presumed to occur during the PLO sync portion of the track format. At the assertion of READ GATE, the PLL changes to phase lock mode. It enters a "fast acquisition" mode

**Figure 3 READ/REF Clock Output Timing During Read Sync-up at the Time 16 Zeros Have Been Decoded in the Preamble Sync Field.**



CR04260F

and attempts to lock on to the incoming MFM (or 2,7) RZ READ DATA pulses using pattern sensitive phase discrimination and fast loop dynamics. The  $\mu$ A2490 makes the important assumption that the pattern written in this field represents encoded zero data bits.

When lock is achieved and 16 successive zero data bits have been decoded, the internal PLL switches to "slow track" mode in preparation for encountering the unique address mark byte. NRZ READ DATA OUT lead (which was high until now) switches to the decoded output pattern and READ/REFERENCE CLOCK output is switched from the READ/REFERENCE CLOCK to the PLL's clock. See Figure 3.

For MFM, the address mark is fixed internally as "A1" (HEX) or 10100001 where the clock pulse associated with bit 6 is not present. "A1" FOUND, a pulse from the  $\mu$ A2490 to the controller, is asserted at the rise of the VCO CLOCK associated with bit 6 of the address mark byte and is reset at the fall of the VCO CLOCK.

NRZ DATA OUT and CLOCK are supplied continuously thereafter by the  $\mu$ A2490 until negation of the READ GATE signal by the controller. At that point the PLL is resynchronized with the REFERENCE OSCILLATOR and the reference clock is presented at the READ/REFERENCE output.

#### Write

Write operations are begun at the assertion of WRITE GATE by the controller. The PLL remains phase and frequency locked to the REFERENCE OSCILLATOR input all the time during the WRITE MODE. WRITE CLOCK must be synchronized to the READ/REFERENCE CLOCK and the jitter should be less than  $\pm \frac{1}{4}$  of a period for reliable data transfer. The internal clock will be realigned to the write clock to assure reliable data transfer. WRITE DATA is sampled for processing on the first rising edge of


WRITE CLOCK following the assertion of WRITE GATE. Prior to clocking out the first encoded data bit, an encoded zero pattern (preset internally) is clocked out for an integral number of WRITE CLOCK intervals (associated with internal processing, 7 clock periods for MFM and 9 clock periods for 2,7). See Figure 4.

The alignment of encoded RZ WRITE DATA pulses with respect to the internal VCO clock is modified by the  $\mu$ A2490 according to precompensation rules shown in Table 1a. The amount of precompensation is one of four values (including zero) set by the state of the two PRE-COMPENSATION SELECT inputs. The actual precompensation value is given in Table 1b as a percent of the oscillator period. The percentages are  $\pm 0\%$ ,  $\pm 5\%$ ,  $\pm 10\%$ , and  $\pm 15\%$  of the 2f clock.


For MFM, unique address mark bytes may be written by supplying an NRZ data stream representing "A1" (HEX) and asserting the WRITE MISSING CLOCK line at the fall of WRITE CLOCK for bit 1. See Figure 5. WRITE MISSING CLOCK must be negated at the fall of WRITE CLOCK for bit 8 of the "A1" byte. This suppresses the normal "clock" transition for bit cell 6. The assertion or deassertion of WRITE MISSING CLOCK line does not have to be synchronous with the WRITE CLOCK. The level of WRITE MISSING CLOCK SIGNAL does not have any effect on the operation of  $\mu$ A2490 in 2,7 mode.

Writing proceeds continuously until negation of WRITE GATE. Only the transitions (or lack thereof) associated with the WRITE DATA bit valid at the last rise of WRITE CLOCK will be written. Note that because of the aforementioned internal processing delays the writing of the last flux transitions will occur seven clock intervals for MFM (or nine clock intervals for 2,7) after the negation of WRITE GATE. Null bits appended to the controller write data stream allow for the finite turn-off time of write current.

**Figure 4 Write Data Transfer Timing**



**Figure 5 Missing Clock Generation**



**Recommended Operating Conditions**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage		4.75	5.0	5.25	V
$I_{CC}$	Supply Current	$V_{CC} = 5.0$ V		200		mA
$T_A$	Ambient Temperature		0	25	70	C
$f_{DATA}$	Input Data Rate				25	Mbps
$T_{REF}$	Reference Oscillator Clock Period		40			ns
$W_{REF}$	Width of Reference Oscillator Clock		10			ns
$T_{WFD}$	Width of Encoded RZ Data Pulse			$\frac{1}{2}T_{ref}$		
$T_{RZD}$	Pulse Width of RZ Read Data		10			ns

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ , unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{OH}$	Output Voltage HIGH	$V_{CC} = \text{Min}$ , $I_{OH} = \text{Max}$	$V_{CC} - 2.0$	$V_{CC} - 1.6$		V
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $I_{OL} = \text{Max}$			0.5	V
$I_{IH}$	Input Current HIGH	$V_{IH} = 2.7 \text{ V}$		80		$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{IL} = 0.4 \text{ V}$		195		$\mu\text{A}$
$I_{OH}$	Output Current HIGH		-800			$\mu\text{A}$
$I_{OL}$	Output Current LOW				10	$\mu\text{A}$
$V_{IH}$	Input Voltage HIGH		2.0			V
$V_{IL}$	Input Voltage LOW				0.8	V

**AC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$T_{Lock \ R}$	Positive input transitions after Read Gate goes LOW	Gate not connected to VCO capacitor	32		TBD	Ref Clock Period
$T_{Lock \ W}$	Positive input after Read Gate goes HIGH until PLL locks to reference oscillator	Gate not connected to VCO capacitor	16		TBD	Ref Clock Period
Decode MFM	Number of clock cycles required until output $RZ_{in}$ NRZ <sub>out</sub>	MFM		1		Ref Clock Period
Decode 2,7	Number of clock cycles required until output	(2,7)		5		Ref Clock Period
Encode MFM	Number of clock cycles accompanying input data to encoded write data $NRZ_{in}$ $RZ_{out}$	MFM		7		Ref Clock Period
Encode 2,7	Number of clock cycles accompanying input data to encoded write data	(2,7)		9		Ref Clock Period
$K_I$	Charge Pump and Filter Gain	$n = \text{number of VCO cycles between Data Bits, MFM: } 1 \leq n \leq 3 \text{ 2,7: } 2 \leq n \leq 7$	Slow	$\frac{5}{2\pi n C_f R_{cps}}$		Amps/radian
			Fast	$\frac{5}{2\pi n C_f R_{cps}    R_{cpf}}$		
$V_{Control}$	Differential Voltage Swing of Charge Pump			$\pm 400$		mV

**Electrical Characteristics** (Cont.)  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0$  V, unless otherwise specified.

**AC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$K_{VCO}$	VCO Gain Constant	Measured from filter output		0.5 $\omega_{VCO}$		Radians/sec-volt
$f_{MAX\ VCO}$	Maximum VCO Frequency			70		MHz
$f_{VCO}$	VCO Center Frequency Tolerance			$\pm 30$		%
$f_{TEMPCO}$	VCO Center Frequency Temperature Coefficient			-5		%/ $^\circ\text{C}$

**External Component Selection**

Symbol	Characteristic	Min	Typ	Max	Unit	Components
$C_{VCO}$	VCO Frequency Set Capacitor <sup>1</sup>	5.0			pF	
$R_{CPSS}$	Charge Pump Slow Resistor	0.7	5.0	50	k $\Omega$	
$R_{CPF}$	Charge Pump Fast Resistor	0.7	5.0	50	k $\Omega$	
$C_{ss}$	Delay Capacitor <sup>2</sup>	10			pF	
$R_{ss}$	Delay Current Setting Resistor <sup>2</sup>	0.1	1.5		k $\Omega$	

**Notes**

1.  $C_{VCO} = 1/(2K)$  ( $f_{VCO}$ )
2. Delay Time =  $T_{VCO}/2 = (0.673)R_{ss}C_{ss}$

**Table 1a Precompensation Patterns**

**2.7 Precompensation Patterns**

Past			Present	Future		
+3	+2	+1	Write Bit	-1	-2	-3
0	0	0	ON TIME	0	0	0
1	0	0	ON TIME	0	0	1
1	0	0	EARLY	0	0	0
0	0	0	LATE	0	0	1

**MFM Precompensation Patterns**

Past		Present	Future	
+2	+1	Write Bit	-1	-2
0	0	ON TIME	0	0
1	0	ON TIME	0	1
1	0	EARLY	0	0
0	0	LATE	0	1

**Table 1b Precompensation Values**

Precomp. MSB	Value LSB	Bit Interval Shift % Of 2f Clock
0	0	±0%
0	1	±5%
1	0	±10%
1	1	±15%

**Table 2 2,7 Code Pattern**

Data				Code							
A	B	C	D	8	7	6	5	4	3	2	1
0	1			0	1	0	0				
0	0			1	0	0	0				
1	1	1		0	0	0	1	0	0		
1	0	0		0	0	1	0	0	0		
1	0	1		1	0	0	1	0	0		
1	1	0	1	0	0	1	0	0	1	0	0
1	1	0	0	0	0	0	0	1	0	0	0

**Table 3 Tabulated Values for VCO and Single Shot**

Data Rate Mbps	VCO Freq MHz	C <sub>vco</sub> VCO Cap	C <sub>ss</sub> Delay Cap	R <sub>ss</sub> Delay Res
25	50	12 pF	10 pF	1.5 kΩ
20	40	18 pF	12 pF	1.5 kΩ
15	30	25 pF	16 pF	1.5 kΩ
10	20	39 pF	24 pF	1.5 kΩ
5	10	85 pF	49 pF	1.5 kΩ

#### Recommended Charge Pump and Filter Component Values for 10 Mbps Operation.

$$C_f = 0.47 \mu F \quad R_f = 220 \Omega \quad R_{cpf} = 5.1 \text{ k}\Omega$$

$$C_p = 0.0047 \mu F \quad R_{cps} = 5.1 \text{ k}\Omega$$


#### Layout Precautions

A careful layout is required when attaching the critical timing components to the Data Separator. Connect the VCO capacitor and the Single Shot capacitor as close to the chip as possible. This will help cut down on the amount of noise picked up from other switching components nearby on the board that will affect the timing. The filter components should also be placed as close to the chip as the layout will allow, with the returns making as short a

path as possible to the chip supply or ground. The chip itself should be well decoupled with the decoupling capacitors placed close to the chip. All leads on the timing and filter components should be kept as short as possible.


A good ground plane should be used in the vicinity of the Data Separator chip. Digital signals should be kept away from the vicinity of the chip. Wire wrap configurations should be avoided for best performance. All filter capacitors and single shot delay capacitors should be connected to the V<sub>CC</sub> lead.

#### VCO Capacitor




PC09690F

#### Delay Circuit Values




PC09700F

Figure 6 ST506




CR04310F

Figure 7 ESDI



CR04320F

Typical Hook-up Diagram



CR04330F

# $\mu$ A2580

## Winchester Disk Servo Preamplifier

**Preliminary****Linear Division Disk Drives****Description**

The  $\mu$ A2580 provides termination, gain, and impedance buffering for the thin film servo read head in Winchester disk drives. It is a differential output design with fixed gain of approximately 250. The bandwidth is guaranteed greater than 30 MHz.

The internal design of the  $\mu$ A2580 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead ceramic DIP, 10-lead Flatpak, and an SO-8 package suitable for surface mounting.

- Low Input Noise Voltage, Typ 0.5 nV/ $\sqrt{\text{Hz}}$
- Wide Power Supply Range (8.0 V to 13 V)
- Internal Damping Resistors (1.0 k $\Omega$ )

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP and Flatpak	-65°C to +175°C
SO-8	-65°C to +150°C

## Operating Temperature Range

0°C to 70°C

## Lead Temperature

Ceramic DIP and Flatpak (soldering, 60 s)	300°C
SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP	1.30 W
10L-Flatpak	0.79 W
SO-8	0.81 W

## Supply Voltage

15 V


## Output Voltage

15 V

## Differential Input Voltage

 $\pm 1.0$  V**Notes**


1.  $T_J$  Max = 150°C for the SO-8, and 175°C for the Ceramic DIP and Flatpak.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 10L-Flatpak at 5.3 mW/°C, and the SO-8 at 6.5 mW/°C.

**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

5

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2580DC	6T	Ceramic DIP
$\mu$ A2580SC	KC	Molded Surface Mount

**Connection Diagram****10-Lead Flatpak  
(Top View)****Order Information**

Device Code	Package Code	Package Description
$\mu$ A2580FC	3F	Flatpak

**Description Of Lead Functions****Name Description of Functions**

+IN	Positive Differential Input
-IN	Negative Differential Input
NC	
V-	Negative Differential Supply with respect to Vcc.
+OUT	Positive Differential Output
-OUT	Negative Differential Output
V+	Positive Differential Supply with respect to Vcc
NC	No Connection


# $\mu$ A2580

$\mu$ A2580

**Electrical Characteristics**  $T_A = 25^\circ C$ ,  $(V+) - (V-) = 8.0$  to  $13.2 V$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
G	Gain (differential)	$R_P = 100 \Omega$ , $(V+) - (V-) = 12 V$		250		
BW	Bandwidth (3 dB)	$V_I = 0.5 mV_{p-p}$	30	65		MHz
$R_I$	Input Resistance			300		$\Omega$
$C_I$	Input Capacitance			35		pF
$V_I$	Input Dynamic Range (Differential)	$R_P = 100 \Omega$ , $(V+) - (V-) = 12 V$			1.0	mV p-p
$I_S$	Supply Current	$(V+) - (V-) = 12 V$		28	40	mA
$\Delta V_O$	Output Offset (Differential)	$R_S = 0$ , $R_P = 100 \Omega$	600		600	mV
$V_n$	Equivalent Input Noise	$BW = 4.0 \text{ MHz}$		0.6		nV/ $\sqrt{\text{Hz}}$
PSRR	Power Supply Rejection Ratio	$R_S = 0$ , $f = 5.0 \text{ MHz}$	50	65	0.90	dB
$\Delta G/V$	Gain Sensitivity (Supply)	$\Delta (V+) - (V-) \pm 10\%$ , $R_P = 100 \Omega$			0.5	%/V
$\Delta G/T$	Gain Sensitivity (Temp)	$T_A = 25^\circ C$ to $70^\circ C$ , $R_P = 100 \Omega$			0.16	%/ $^\circ C$
CMR	Common Mode Rejection (Input)	$f = 5.0 \text{ MHz}$	60	70		dB

## Typical Application (Notes 1-4)



### Notes

1. Leads shown for 8-lead DIP.
2.  $R_{EQ}$  is equivalent load resistance.
3.  $R_P = \frac{R_L \cdot R_{EQ}}{R_L + R_{EQ}}$
4.  $G = 2.5 R_P$   
Where  $R_P$  = value from Note 3 (above) in ohms.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# **μA105 • μA305**

## **μA305A • μA376**

### **Voltage Regulators**

Linear Division Voltage Regulators

**Description**

The μA105/305/305A/376 are monolithic positive voltage regulators constructed using the Fairchild Planar Epitaxial process. Applications for these devices include both linear and switching regulator circuits with output voltages greater than 4.5 V. These devices will not oscillate when confronted with varying resistive and reactive loads and will start reliably regardless of the load within the ratings of the circuit. They also feature fast response to both load and line transients. Used independently, the μA105/305 will supply 12 mA, the μA305A, 45 mA and μA376, 25 mA. The μA105 is specified for the extended temperature range of -55°C to +125°C. The μA305/376/305A are specified for 0°C to +70°C operation. The μA105/305/305A are in an 8-lead TO-5 package and the μA376 is available in the space and cost saving DIP.

- Low Standby Current Drain
- Adjustable Output Voltage From 4.5 To 40 V
- High Output Currents Exceeding 10 A With External Components
- Load Regulation Better Than 0.1%, Full Load With Current-Limiting
- DC Line Regulation Guaranteed At 0.03%/V
- Ripple Rejection Of 0.01%/V
- Available In Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended (μA105)	-55°C to +125°C
Commercial (μA205, μA305A, μA376)	0°C to 70°C

## Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W

## Input Voltage


μA105, μA305A	50 V
μA305, μA376	40 V

## Input/Output Voltage Differential

40 V

**Notes**

1. T<sub>J</sub> Max = 150°C for the Molded DIP, and 175°C for the Metal Can.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.


**Connection Diagram****8-Lead Metal Package  
(Top View)**

CD01350F

Lead 4 connected to case.

**Order Information**

Device Code	Package Code	Package Description
μA105HM	5W	Metal
μA305HC	5W	Metal
μA305AHC	5W	Metal

**Connection Diagram****8-Lead DIP  
(Top View)**


CD02000F

**Order Information**

Device Code	Package Code	Package Description
μA376TC	9T	Molded DIP

**$\mu$ A105 •  $\mu$ A305  
 $\mu$ A305A •  $\mu$ A376**

**Equivalent Circuit**



EQ00620F

**$\mu$ A105**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range		8.5		50	V
$V_{OR}$	Output Voltage Range		4.5		40	V
$V_I - V_O$	Input/Output Voltage Differential		3.0		30	V
$V_R$ LINE	Line Regulation	$V_I - V_O \leq 5.0$ V		0.025	0.06	%/V
		$V_I - V_O > 5.0$ V		0.015	0.03	
$V_R$ LOAD	Load Regulation <sup>2</sup>	$0 \leq I_L \leq 12$ mA	$R_{SC} = 10 \Omega, T_A = 25^\circ\text{C}$	0.02	0.05	%
			$R_{SC} = 10 \Omega, T_A = 125^\circ\text{C}$	0.03	0.1	
			$R_{SC} = 10 \Omega, T_A = -55^\circ\text{C}$	0.03	0.1	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu\text{F}, f = 120$ Hz		0.003	0.02	%/V
$T_S$	Temperature Stability <sup>4</sup> of FBSV	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.3	1.0	%
FBSV	Feedback Sense Voltage		1.63	1.7	1.81	V
No	Noise	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$	$C_{REF} = 0$	0.005		%
			$C_{REF} > 0.1 \mu\text{F}$	0.002		
VCLS	Current Limit Sense Voltage <sup>3</sup>	$R_{SC} = 10 \Omega, T_A = 25^\circ\text{C}, V_O = 0$ V	225	300	375	mV

**$\mu$ A105 •  $\mu$ A305  
 $\mu$ A305A •  $\mu$ A376**

**$\mu$ A105 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$I_{SCD}$	Standby Current Drain	$V_I = 50 \text{ V}$			0.8	2.0	mA
S	Long Term Stability of FBSV	$T_J = 125^\circ\text{C}$	$T_A = 25^\circ\text{C}$ For End Point Measurement		0.1	1.0	%/1000 hrs

6

**$\mu$ A305A**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range			8.5		50	V
$V_{OR}$	Output Voltage Range			4.5		40	V
$V_I - V_O$	Input/Output Voltage Differential			3.0		30	V
$V_R$ LINE	Line Regulation	$V_I - V_O \leq 5.0 \text{ V}$			0.025	0.06	%/V
		$V_I - V_O > 5.0 \text{ V}$			0.015	0.03	
$V_R$ LOAD	Load Regulation	$0 \leq I_L \leq 45 \text{ mA}$	$R_{SC} = 0 \Omega, T_A = 25^\circ\text{C}$		0.02	0.2	%
			$R_{SC} = 0 \Omega, T_A = 70^\circ\text{C}$		0.03	0.4	
			$R_{SC} = 0 \Omega, T_A = 0^\circ\text{C}$		0.03	0.4	
$\Delta V_I - \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu\text{F}, f = 120 \text{ Hz}$			0.003	0.02	%/V
$T_S$	Temperature Stability <sup>4</sup> of FBSV	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$			0.3	1.0	%
FBSV	Feedback Sense Voltage			1.55	1.7	1.85	V
N <sub>O</sub>	Noise	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$	$C_{REF} = 0$		0.005		%
			$C_{REF} > 0.1 \mu\text{F}$		0.002		
$V_{CLS}$	Current Limit Sense Voltage <sup>3</sup>	$R_{SC} = 10 \Omega, T_A = 25^\circ\text{C}, V_O = 0 \text{ V}$		225	300	375	mV
$I_{SCD}$	Standby Current Drain	$V_I = 50 \text{ V}$			0.8	2.0	mA
S	Long Term Stability of FBSV	$T_J = 125^\circ\text{C}$	$T_A = 25^\circ\text{C}$ For End Point Measurements		0.1	1.0	%/1000 hrs

**$\mu$ A305**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range			8.5		40	V
$V_{OR}$	Output Voltage Range			4.5		30	V
$V_I - V_O$	Input/Output Voltage Differential			3.0		30	V
$V_R$ LINE	Line Regulation	$V_I - V_O \leq 5.0 \text{ V}$			0.025	0.06	%/V
		$V_I - V_O > 5.0 \text{ V}$			0.015	0.03	

**$\mu\text{A}105 \bullet \mu\text{A}305$**   
 **$\mu\text{A}305\text{A} \bullet \mu\text{A}376$**

**$\mu\text{A}305$  (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_R$ LOAD	Load Regulation <sup>2</sup>	$0 \leq I_L \leq 12 \text{ mA}$	$R_{SC} = 10 \Omega, T_A = 25^\circ\text{C}$		0.02	0.05	%
			$R_{SC} = 15 \Omega, T_A = 70^\circ\text{C}$		0.03	0.1	
			$R_{SC} = 10 \Omega, T_A = 0^\circ\text{C}$		0.03	0.1	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu\text{F}, f = 120 \text{ Hz}$			0.003	0.02	%/V
$T_s$	Temperature Stability <sup>4</sup> of FBSV	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$			0.3	1.0	%
FBSV	Feedback Sense Voltage			1.63	1.7	1.81	V
$N_O$	Noise	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$	$C_{REF} = 0$		0.005		%
			$C_{REF} > 0.1 \mu\text{F}$		0.002		
$V_{CLS}$	Current Limit Sense Voltage <sup>3</sup>	$R_{SC} = 10 \Omega, T_A = 25^\circ\text{C}$ $V_O = 0 \text{ V}$		225	300	375	mV
$I_{SCD}$	Standby Current Drain	$V_I = 40 \text{ V}$			0.8	2.0	mA
S	Long Term Stability of FBSV	$T_J = 125^\circ\text{C}$	$T_A = 25^\circ\text{C}$ For End Point Measurements		0.1	1.0	%/1000 hrs

**$\mu\text{A}376$**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range			9.0		40	V
$V_{OR}$	Output Voltage Range			5.0		37	V
$V_I - V_O$	Input/Output Voltage Differential			3.0		30	V
$V_R$ LINE	Line Regulation	$T_A = 25^\circ\text{C}$				0.03	%/V
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$				0.1	
$V_R$ LOAD	Load Regulation	$0 \leq I_L \leq 25 \text{ mA}$	$R_{SC} = 0 \Omega, T_A = 25^\circ\text{C}$			0.2	%
			$R_{SC} = 0 \Omega, T_A = 70^\circ\text{C}$			0.5	
			$R_{SC} = 0 \Omega, T_A = 0^\circ\text{C}$			0.5	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 120 \text{ Hz}, T_A = 25^\circ\text{C}$				0.1	%/V
$V_{CLS}$	Current Limit Sense Voltage				360		mV
$I_{SCD}$	Standby Current Drain	$V_{IN} = 30 \text{ V}, T_A = 25^\circ\text{C}$				2.5	mA
$V_{REF}$	Reference Voltage			1.60	1.72	1.80	V

**Notes**

- These specifications apply for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of  $2.0 \text{ k}\Omega$ , unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
- The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor


will be roughly equal to the composite current gain of the added transistors.

- With no external pass transistor.
- Temperature stability is defined as the percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

**$\mu A105 \bullet \mu A305$   
 $\mu A305A \bullet \mu A376$**


**Typical Performance Curves**

**Load Regulation**




PC09050F

**Current-Limiting Characteristics**



PC09060F


**Short Circuit Current vs Temperature**



PC09070F


6

**Load Regulation**




PC09080F

**Current Limit Sense Voltage vs Temperature**




PC09090F

**Optimum Divider Resistance Values**




PC09101F

**Minimum Input Voltage vs Temperature**




PC09110F

**Supply Voltage Rejection vs Input/Output Voltage Differential**



PC09120F

**Standby Current Drain vs Input Voltage**




PC09130F

**$\mu$ A105 •  $\mu$ A305**  
 **$\mu$ A305A •  $\mu$ A376**


**Typical Performance Curves (Cont.)**

**Regulator Dropout Voltage**




PC09140F

**Minimum Output Voltage vs Temperature**



PC09150F


**Transient Response**



PC09160F


**Typical Performance Curves for  $\mu$ A376**

**Load Regulation**




PC11960F

**Current Limiting Characteristics**




PC11970F

**Standby Current Drain vs Input Voltage**




PC11980F

**Current Limit Sense Voltage vs Temperature**




PC11990F

**Minimum Input Voltage vs Temperature**



PC12000F

**Transient Response**




PC12010F


# $\mu\text{A}105 \bullet \mu\text{A}305$ $\mu\text{A}305\text{A} \bullet \mu\text{A}376$

## Typical Performance Curves for $\mu\text{A}376$ (Cont.)


### Regulator Dropout Voltage



### Optimum Divider Resistance




### Supply Voltages Rejection vs Input/Output Voltage Differential



## Typical Applications

### Basic Positive Regulator With Current-Limiting



$$V_O \approx 1.72 \frac{R_1 + R_2}{R_2} V$$

$$I_{OS} \approx \frac{V_{SENSE}}{R_{SC}} \text{ mA}$$

CR03621F

# $\mu\text{A}117 \bullet \mu\text{A}217 \bullet \mu\text{A}317$

## 3-Terminal Positive Adjustable Regulators

Linear Division Voltage Regulators

### Description

The  $\mu\text{A}117/\mu\text{A}217/\mu\text{A}317$  are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current-limiting, thermal shutdown and safe-area compensation, making them essentially blow out proof.

The  $\mu\text{A}117$  series serves a wide variety of applications including local, on-card regulation. They also make an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the  $\mu\text{A}117$  series can be used as a precision current regulator.

- Output Current In Excess Of 1.5 A In TO-3 And TO-220 Packages
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications
- Standard 3-Terminal Transistor Packages
- Available In Extended Temperature Range

### Absolute Maximum Ratings

Storage Temperature Range

TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C

Operating Junction Temperature Range

Extended ( $\mu\text{A}117$ )	-55°C to +150°C
Industrial ( $\mu\text{A}217$ )	-40°C to +150°C
Commercial ( $\mu\text{A}317$ )	0°C to +150°C

Lead Temperature

TO-3 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C

Power Dissipation


Internally Limited

Input/Output Voltage Differential

40 V

### Connection Diagram

TO-3 Package  
(Top View)




### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}117\text{KM}$	HJ	Metal
$\mu\text{A}217\text{KV}$	HJ	Metal
$\mu\text{A}317\text{KC}$	HJ	Metal

### Connection Diagram

TO-220 Package  
(Top View)




Lead 3 connected to case.

### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}217\text{UV}$	GH	Molded Power Pack
$\mu\text{A}317\text{UC}$	GH	Molded Power Pack

## Equivalent Circuit



EQ00610F

**Electrical Characteristics**  $T_J = -55^\circ\text{C}$  to  $+150^\circ\text{C}$  for the  $\mu\text{A}117$ ,  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu\text{A}217$ , and  $0^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu\text{A}317$ ;  $V_I - V_O = 5.0 \text{ V}$ ;  $I_O = 0.5 \text{ A}$ ;  $I_{\text{Max}} = 1.5 \text{ A}$ ;  $P_{\text{Max}} = 20 \text{ W}$ ; unless otherwise specified.


Symbol	Characteristic	Condition <sup>1</sup>	$\mu\text{A}117/217$			$\mu\text{A}317$			Unit	
			Min	Typ	Max	Min	Typ	Max		
$V_R$ LINE	Line Regulation <sup>1,5</sup>	$T_A = 25^\circ\text{C}$ ; $3.0 \text{ V} \leqslant V_I - V_O \leqslant 40 \text{ V}$		0.01	0.02		0.01	0.04	%/ $V$	
		$3.0 \text{ V} \leqslant V_I - V_O \leqslant 40 \text{ V}$		0.02	0.05		0.02	0.07		
$V_R$ LOAD	Load Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ , $10 \text{ mA} \leqslant I_O \leqslant I_{\text{Max}}$	$V_O \leqslant 5.0 \text{ V}$		5.0	15		5.0	25	mV
			$V_O \geqslant 5.0 \text{ V}$		0.1	0.3		0.1	0.5	% $V_O$
		$10 \text{ mA} \leqslant I_O \leqslant I_{\text{Max}}$	$V_O \leqslant 5.0 \text{ V}$		20	50		20	70	mV
			$V_O \geqslant 5.0 \text{ V}$		0.3	1.0		0.3	1.5	% $V_O$
$I_{\text{adj}}$	Adjustment Lead Current			50	100		50	100	$\mu\text{A}$	
$\Delta I_{\text{adj}}$	Adjustment Lead Current Change	$2.5 \text{ V} \leqslant V_I - V_O \leqslant 40 \text{ V}$ ; $10 \text{ mA} \leqslant I_O \leqslant I_{\text{Max}}$ , $P_D \leqslant P_{\text{Max}}$		0.2	5.0		0.2	5.0	$\mu\text{A}$	
$V_{\text{REF}}$	Reference Voltage <sup>2</sup>	$3.0 \text{ V} \leqslant V_I - V_O \leqslant 40 \text{ V}$ ; $10 \text{ mA} \leqslant I_O \leqslant I_{\text{Max}}$ , $P_D \leqslant P_{\text{Max}}$	1.20	1.25	1.30	1.20	1.25	1.30	V	
$T_S$	Temperature Stability			0.7			0.7		% $V_O$	
$I_O$ Min	Minimum Load Current to Maintain Regulation	$V_I - V_O = 40 \text{ V}$		3.5	5.0		3.5	10	mA	
$I_O$ Max	Maximum Output Current	$V_I - V_O \leqslant 15 \text{ V}$ , $P_D \leqslant P_{\text{Max}}$	1.5	2.2		1.5	2.2		A	
		$T_A = 25^\circ\text{C}$ , $V_I - V_O = 40 \text{ V}$ , $P_D \leqslant P_{\text{Max}}$	0.25	0.4		0.15	0.4			
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leqslant f \leqslant 10 \text{ kHz}$		0.003			0.003		% $V_O$	
$\Delta V_I / \Delta V_O$	Ripple Rejection <sup>3</sup>	$V_O = 10 \text{ V}$ , $f = 120 \text{ Hz}$	Without $C_{\text{adj}}$		65		65		dB	
			$C_{\text{adj}} = 10 \text{ } \mu\text{F}$	66	80		66	80		
S	Long-Term Stability, <sup>4</sup> $T_J = T_{\text{J Max}}$	$T_A = 25^\circ\text{C}$ for Endpoint Measurements		0.3	1.0		0.3	1.0	%/1000 hrs	

#### Notes


- Load and line regulation are specified at constant junction temperature. Changes in  $V_O$  due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
- Selected devices with tightened tolerance reference voltage available.
- $C_{\text{adj}}$  when used, is connected between the adjustment lead and ground.
- Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- $I_O = 0.5 \text{ A}$  for  $V_I - V_O \leqslant 25 \text{ V}$  and  $I_{\text{Max}}$  for  $V_I - V_O \geqslant 25 \text{ V}$ .

### Typical Performance Curves


#### Load Regulation



#### Current Limit




#### Adjustment Lead Current




6


#### Dropout Voltage




#### Temperature Stability




#### Minimum Operating Current




#### Ripple Rejection vs Output Voltage



#### Ripple Rejection vs Output Current




#### Ripple Rejection vs Frequency




### Typical Performance Curves (Cont.)

#### Output Impedance




PC08930F

#### Line Transient Response



PC08940F

#### Load Transient Response



PC08950F


#### Design Considerations

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$ °C/W	Max $\theta_{JC}$ °C/W	Typ $\theta_{JA}$ °C/W	Max $\theta_{JA}$ °C/W
TO-3	2.3	3.5		35
TO-220 ( $\mu\text{A}317$ )		5.0		40

#### Typical Applications

##### Standard Application



CR03590F

$C_1$  is required if regulator is located an appreciable distance from power supply filter.

$$V_O = 1.25 \text{ V} \left( 1 + \frac{R_2}{R_1} \right) + I_{adj} R_2 \quad (1)$$

Since  $I_{adj}$  is controlled to less than  $100 \mu\text{A}$ , the error associated with this term is negligible in most applications.

#### Basic Circuit Operation


The  $\mu\text{A}117$  is a 3-terminal floating regulator. In operation, the  $\mu\text{A}117$  develops and maintains a nominal 1.25 V reference ( $V_{REF}$ ) between its output and adjustment terminals. This reference voltage is converted to a programming current ( $I_{Prog}$ ) by  $R_1$  (see Figure 1), and this constant current flows through  $R_2$  to ground. The regulated output voltage is given by:

$$V_O = V_{REF} \left( 1 + \frac{R_2}{R_1} \right) + I_{adj} R_2 \quad (2)$$

Since the current from the adjustment terminal ( $I_{adj}$ ) represents an error term in equation 2, the  $\mu\text{A}117$  was designed to control  $I_{adj}$  to less than 0 V and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the  $\mu\text{A}117$  is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

**Figure 1 Basic Circuit Configuration**



$V_{\text{Ref}} = 1.25 \text{ V Typical}$

#### Load Regulation

The  $\mu$ A117 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor ( $R_1$ ) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of  $R_2$  can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### External Capacitors

A 0.1  $\mu$ F disc or 1.0  $\mu$ F tantalum input bypass capacitor ( $C_i$ ) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor ( $C_{\text{adj}}$ ) prevents ripple from being amplified as the output voltage is increased. A 10  $\mu$ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 V application.


Although the  $\mu$ A117 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance ( $C_o$ ) in the form of a 1.0  $\mu$ F tantalum or 25  $\mu$ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

#### Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 2 shows the  $\mu$ A117 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ( $C_o > 25 \mu\text{F}$ ,  $C_{\text{adj}} > 10 \mu\text{F}$ ). Diode D1 prevents  $C_o$  from discharging through the IC during an input short circuit. Diode D2 protects against capacitor  $C_{\text{adj}}$  discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents  $C_{\text{adj}}$  from discharging through the IC during an input short circuit.

**Figure 2 Voltage Regulator with Protection Diodes**



CR03610F

# $\mu\text{A}138 \bullet \mu\text{A}238 \bullet \mu\text{A}338$

## 5-Amp Positive Adjustable Regulators

Linear Division Voltage Regulators

**Description**

The  $\mu\text{A}138/\mu\text{A}238/\mu\text{A}338$  are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 5.0 A over a 1.2 V to 32 V output range. They are exceptionally easy to use and require only two resistors to set the output voltage.

A unique feature of the  $\mu\text{A}138$  family is time dependent current-limiting. The current limit circuitry allows peak currents of up to 12 A to be drawn from the regulator for short periods of time. This allows the  $\mu\text{A}138$  family to be used with heavy transient loads and speeds start up under full-load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.

The  $\mu\text{A}138/\mu\text{A}238/\mu\text{A}338$  are packaged in standard TO-3 transistor packages. The  $\mu\text{A}338$  is also available in standard TO-220 transistor packages.

- Guaranteed 7.0 A Peak Output Current
- Guaranteed 5.0 A Output Current
- Output Adjustable Between 1.2 V and 32 V
- Load Regulation Typically 0.1%
- Line Regulation Typically 0.005%/V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard TO-3 and TO-220 Transistor Packages
- Available in Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to 150°C

## Operating Junction Temperature Range

Extended ( $\mu\text{A}138$ )	-55°C to +150°C
Industrial ( $\mu\text{A}238$ )	-40°C to +150°C
Commercial ( $\mu\text{A}338$ )	0°C to +150°C

## Lead Temperature

TO-3 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C


## Power Dissipation

Internally Limited	
Input/Output Voltage Differential	35 V

**Connection Diagram**

## TO-3 Package

## (Top View)


**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}138\text{KM}$	FT	Metal
$\mu\text{A}238\text{KV}$	FT	Metal
$\mu\text{A}338\text{KC}$	FT	Metal

**Connection Diagram**

## TO-220 Package

## (Top View)




Lead 3 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}338\text{UC}$	GH	Molded Power Pack

## Equivalent Circuit



EE00600F

**Electrical Characteristics** Unless otherwise specified, these specifications apply:  $-55^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}138$ ,  $-25^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for  $\mu\text{A}238$  and  $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$  for the  $\mu\text{A}338$ ,  $V_I - V_O = 5.0 \text{ V}$  and  $I_O = 2.5 \text{ A}$ . Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 50 W, for TO-3; 25 W for TO-220

Symbol	Characteristic	Conditions	$\mu\text{A}138/\mu\text{A}238$			$\mu\text{A}338$			Units
			Min	Typ	Max	Min	Typ	Max	
$V_{\text{REF}}$	Reference Voltage <sup>3</sup>	$3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$ , $10 \text{ mA} \leq I_O \leq 5.0 \text{ A}$ , $P \leq 50 \text{ W}$ , $T_A = 25^\circ\text{C}$	1.19	1.24	1.29	1.19	1.24	1.29	V
$V_R$ LINE	Line Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ , $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$		0.005	0.01		0.005	0.03	%/V
		$3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$		0.02	0.04		0.02	0.06	%/V
$V_R$ LOAD	Load Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ , $10 \text{ mA} \leq I_O \leq 5.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$	5.0	15		5.0	25	mV
			$V_O \geq 5.0 \text{ V}$	0.1	0.3		0.1	0.5	% $V_O$
		$10 \text{ mA} \leq I_O \leq 5.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$	20	30		20	50	mV
			$V_O \geq 5.0 \text{ V}$	0.3	0.6		0.3	1.0	% $V_O$
$V_{\text{RTH}}$	Thermal Regulation	Pulse = 20 ms		0.002	0.01		0.002	0.02	%/W
$V_{\text{DO}}$	Dropout Voltage <sup>4</sup>	$I_L \leq 5.0 \text{ A}$ , $V_I \geq 7.0 \text{ V}$ $T_A = 25^\circ\text{C}$	3.0			3.0			V
$I_{\text{adj}}$	Adjustment Lead Current			45	100		45	100	$\mu\text{A}$
$\Delta I_{\text{adj}}$	Adjustment Lead Current Change	$10 \text{ mA} \leq I_L \leq 5.0 \text{ A}$ $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$		0.2	5.0		0.2	5.0	$\mu\text{A}$
$T_S$	Temperature Stability	$T_{\text{Min}} \leq T_J \leq T_{\text{Max}}$		1.0			1.0		%
$I_L$ Min	Minimum Load Current	$V_I - V_O = 35 \text{ V}$		3.5	5.0		3.5	10	mA
$I_L$	Current Limit	$V_I - V_O \leq 10 \text{ V}$	5.0	8.0		5.0	8.0		A
		0.5 ms Peak	7.0	12		7.0		12	
		$V_I - V_O = 30 \text{ V}$		1.0			1.0		
$N_O$	Noise	$T_A = 25^\circ\text{C}$ $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		0.003			0.003		% $V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_O = 10 \text{ V}$ , $f = 120 \text{ Hz}$	Without $C_{\text{adj}}$	60			60		% $V_O$
			$C_{\text{adj}} = 10 \mu\text{F}$	60	75		60	75	dB
S	Long Term Stability <sup>2</sup>	$T_A = 25^\circ\text{C}$ for Endpoint Measurements		0.3	1.0		0.3	1.0	%/1000 hrs


#### Notes

- Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.
- Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.


- Selected devices with tightened tolerance reference voltage available.
- Minimum  $V_I - V_O$  at  $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$  is 3.0 V and at  $-55^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  is 3.2 V.

### Typical Performance Curves


#### Line Transient Response




#### Load Transient Response




#### Load Regulation




#### Thermal Regulation




#### Dropout Voltage




#### Output Impedance




#### Adjustment Current



#### Temperature Stability




#### Minimum Operating Current




**Typical Performance Curves (Cont.)**


**Current Limit**




**Current Limit**




**Current Limit**




**Ripple Rejection**



**Ripple Rejection**



**Ripple Rejection**



### Design Considerations

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θ <sub>JC</sub> °C/W	Max θ <sub>JC</sub> °C/W	Typ θ <sub>JA</sub> °C/W	Max θ <sub>JA</sub> °C/W
TO-3		1.0		35
TO-220		3.5		40

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_J \text{ Max} - T_A}{\theta_{JA}}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA} \text{ (Without heat sink)}$$

Solving for T<sub>J</sub>:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA}) \text{ or} \\ = T_A + P_D \theta_{JA} \text{ (Without heat sink)}$$

Where:

T<sub>J</sub> = Junction Temperature

T<sub>A</sub> = Ambient Temperature

P<sub>D</sub> = Power Dissipation

θ<sub>JA</sub> = Junction-to-Ambient Thermal Resistance

θ<sub>JC</sub> = Junction-to-Case Thermal Resistance

θ<sub>CA</sub> = Case-to-Ambient Thermal Resistance

θ<sub>CS</sub> = Case-to-Heat Sink Thermal Resistance

θ<sub>SA</sub> = Heat Sink-to-Ambient Thermal Resistance

### Typical Applications

#### Basic Circuit Operation

The µA138 is a 3-terminal floating regulator. In operation, the µA138 develops and maintains a nominal 1.25 V reference (V<sub>REF</sub>) between its output and adjustment terminals. This reference voltage is converted to a programming current (I<sub>Prog</sub>) by R1 (see Figure 1), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_O = V_{REF} \left( 1 + \frac{R_2}{R_1} \right) + I_{adj} R_2 \quad (1)$$

Since the current from the adjustment terminal (I<sub>adj</sub>) represents an error term in equation 1, the µA138 was designed to minimize I<sub>adj</sub> and make it constant with line and load changes. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.


Since the µA138 is a floating regulator, it is only the voltage differential across the circuit which is important to per-

formance, and operation at high voltages with respect to ground is possible.


#### Load Regulation

The µA138 is capable of providing excellent load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

**Figure 1 Basic Circuit Configuration**



**Figure 2 Voltage Regulator with Protection Diodes**



#### External Capacitors

A 0.1 µF disc or 1.0 µF tantalum input bypass capacitor (C<sub>i</sub>) is recommended to reduce the sensitivity to input line impedance.


The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C<sub>adj</sub>) prevents ripple from being amplified as the output voltage is increased. A 10 µF capacitor should improve ripple rejection by 15 dB at 120 Hz in a 10 V application.

Although the  $\mu\text{A}138$  is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance ( $C_O$ ) in the form of a 1.0  $\mu\text{F}$  tantalum or 25  $\mu\text{F}$  aluminum electrolytic capacitor on the output swamps this effect and insures stability.


#### Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

**Figure 3a Adjustable Regulator with Improved Ripple Rejection**



**Figure 4 Adjustable Current Regulator**




#### Notes

1. Solid tantalum.
2. Discharges C1 if output is shorted to ground.
3.  $R1 = 240 \Omega$  for LM138 and LM238.
4.  $R_S$  — sets output impedance of charger  $Z_O = R_S \left( 1 + \frac{R2}{R1} \right)$   
Use of  $R_S$  allows low charging rates with fully charged battery.
5. The 1000  $\mu\text{F}$  is recommended to filter out input transients.


Figure 2 shows the  $\mu\text{A}138$  with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ( $C_O > 25 \mu\text{F}$ ,  $C_{adj} > 10 \mu\text{F}$ ).

Diode D1 prevents  $C_O$  from discharging through the IC during an input short circuit. Diode D2 protects against capacitor  $C_{adj}$  discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents  $C_{adj}$  from discharging through the IC during an input short circuit.

**Figure 3b High Stability 10 V Regulator**



**Figure 5 Simple 12 V Battery Charger**



# **$\mu$ A150 • $\mu$ A250 • $\mu$ A350**

## **3-Amp Positive Adjustable Regulators**

Linear Division Voltage Regulators

### Description

The  $\mu$ A150/ $\mu$ A250/ $\mu$ A350 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 3.0 A over a 1.2 V to 33 V output range. They are exceptionally easy to use and require only two external resistors to set the output voltage.

A unique feature of the  $\mu$ A150 family is time dependent current-limiting. The current limit circuitry allows peak currents of up to 6.0 A to be drawn from the regulator for short periods of time. This allows the  $\mu$ A150 family to be used with heavy transient loads and speeds start up under full load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.

The  $\mu$ A150/ $\mu$ A250/ $\mu$ A350 are packaged in standard TO-3 transistor packages. The  $\mu$ A350 is also available in standard TO-220 transistor packages.

- Guaranteed 3.0 A Output Current
- Output Adjustable Between 1.2 V and 33 V
- Load Regulation Typically 0.1%
- Line Regulation Typically 0.005%/V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard TO-3 and TO-220 Transistor Packages
- Available in Extended Temperature Range

### Absolute Maximum Ratings

#### Storage Temperature Range

TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C

#### Operating Junction Temperature Range

Extended ( $\mu$ A150)	-55°C to +150°C
Industrial ( $\mu$ A250)	-25°C to +150°C
Commercial ( $\mu$ A350)	0°C to +150°C

#### Lead Temperature

TO-3 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C

#### Power Dissipation


Internally Limited

#### Input/Output Voltage Differential

35 V

### Connection Diagram

#### TO-3 Package (Top View)




6

### Order Information

Device Code	Package Code	Package Description
$\mu$ A150KM	FT	Metal
$\mu$ A250KV	FT	Metal
$\mu$ A350KC	FT	Metal

### Connection Diagram

#### TO-220 Package (Top View)




CR01340F

Lead 3 connected to case

### Order Information

Device Code	Package Code	Package Description
$\mu$ A350UC	GH	Molded Power Pack

### Equivalent Circuit



$\mu\text{A}150/\mu\text{A}250$

**Electrical Characteristics** Unless otherwise specified, these specifications apply  $-55^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}150$ ,  $-25^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}250$ , and  $0^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}350$ ,  $V_I - V_O = 5.0 \text{ V}$  and  $I_O = 1.5 \text{ A}$ . Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 30 W, for TO-3; 25 W for TO-220.

Symbol	Characteristic	Conditions		Min	Typ	Max	Units
$V_{\text{REF}}$	Reference Voltage	$3.0 \leq V_I - V_O \leq 35 \text{ V}$ , $10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$ , $P \leq 30 \text{ W}$		1.20	1.25	1.30	V
$V_R$ LINE	Line Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.005	0.01	%/V
		$3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.02	0.05	%/V
$V_R$ LOAD	Load Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ $10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$		5.0	15	mV
			$V_O \geq 5.0 \text{ V}$		0.1	0.3	% $V_O$
		$10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$		20	50	mV
			$V_O \geq 5.0 \text{ V}$		0.3	1.0	% $V_O$
$V_{\text{RTH}}$	Thermal Regulation	Pulse = 20 ms			0.002	0.01	%/W
$V_{\text{DO}}$	Dropout Voltage	$T_A = 25^\circ\text{C}$ , $I_L \leq 3.0 \text{ A}$ , $V_I \leq 7.0 \text{ V}$		3.0			V
$I_{\text{adj}}$	Adjustment Lead Current				50	100	$\mu\text{A}$
$\Delta I_{\text{adj}}$	Adjustment Lead Current Change	$10 \text{ mA} \leq I_L \leq 3.0 \text{ A}$ , $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.2	5.0	$\mu\text{A}$
$T_S$	Temperature Stability	$T_{\text{Min}} \leq T_J \leq T_{\text{Max}}$			1.0		%
$I_L$ Min	Minimum Load Current	$V_I - V_O = 35 \text{ V}$			3.5	5.0	mA
$I_L$	Current Limit	$V_I - V_O \leq 10 \text{ V}$		3.0	4.5		A
		$T_J = 25^\circ\text{C}$ , $V_I - V_O = 30 \text{ V}$		0.3	1.0		A
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$			0.001		% $V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_O = 10 \text{ V}$ , $f = 120 \text{ Hz}$	Without $C_{\text{adj}}$		65		dB
			$C_{\text{adj}} = 10 \mu\text{F}$	66	86		dB
S	Long Term Stability <sup>2</sup>	$T_A = 25^\circ\text{C}$			0.3	1.0	%/1000 hrs

**Notes**

- Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.
- Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

# $\mu\text{A}150 \bullet \mu\text{A}250 \bullet \mu\text{A}350$

## $\mu\text{A}350$

**Electrical Characteristics** Unless otherwise specified, these specifications apply  $-55^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}150$ ,  $-25^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}250$ , and  $0^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$  for the  $\mu\text{A}350$ ,  $V_I - V_O = 5.0 \text{ V}$  and  $t_O = 1.5 \text{ A}$ . Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 30 W, for TO-3; 25 W for TO-220.


Symbol	Characteristic	Conditions		Min	Typ	Max	Units
$V_{\text{REF}}$	Reference Voltage	$3.0 \leq V_I - V_O \leq 35 \text{ V}$ , $10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$ , $P \leq 30 \text{ W}$		1.20	1.25	1.30	V
$V_R$ LINE	Line Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.005	0.03	%/V
		$3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.02	0.07	%/V
$V_R$ LOAD	Load Regulation <sup>1</sup>	$T_A = 25^\circ\text{C}$ $10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$		5.0	25	mV
			$V_O \geq 5.0 \text{ V}$		0.1	0.5	% $V_O$
		$10 \text{ mA} \leq I_O \leq 3.0 \text{ A}$	$V_O \leq 5.0 \text{ V}$		20	70	mV
			$V_O \geq 5.0 \text{ V}$		0.3	1.5	% $V_O$
$V_{\text{RTH}}$	Thermal Regulation	Pulse = 20 ms			0.002	0.03	%/W
$V_{\text{DO}}$	Dropout Voltage	$I_L \leq 3.0 \text{ A}$ , $V_I \leq 7.0 \text{ V}$ , $T_A = 25^\circ\text{C}$		3.0			V
$I_{\text{adj}}$	Adjustment Lead Current				50	100	$\mu\text{A}$
$\Delta I_{\text{adj}}$	Adjustment Lead Current Change	$10 \text{ mA} \leq I_L \leq 3.0 \text{ A}$ $3.0 \text{ V} \leq V_I - V_O \leq 35 \text{ V}$			0.2	5.0	$\mu\text{A}$
$T_S$	Temperature Stability	$T_{\text{Min}} \leq T_J \leq T_{\text{Max}}$			0.5		%
$I_L$ Min	Minimum Load Current	$V_I - V_O = 35 \text{ V}$			3.5	10	mA
$I_L$	Current Limit	$V_I - V_O = 10 \text{ V}$		3.0	4.5		A
		$V_I - V_O = 30 \text{ V}$ , $T_J = 25^\circ\text{C}$		0.25	1.0		A
$N_O$	Noise	$T_A = 25^\circ\text{C}$ $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$			0.001		% $V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_O = 10 \text{ V}$ , $f = 120 \text{ Hz}$	Without $C_{\text{adj}}$		65		dB
			$C_{\text{adj}} = 10 \mu\text{F}$	66	86		
S	Long Term Stability <sup>2</sup>	$T_A = 25^\circ\text{C}$			0.3	1.0	%/1000 hrs

### Notes

- Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.
- Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.


## Typical Performance Curves

### Ripple Rejection




PC08700F

### Output Impedance




PC08640F

### Load Transient Response




PC08650F

### Thermal Regulation




PC08660F

### Ripple Rejection




PC08670F

### Minimum Operating Current




PC08680F

### Current Limit




PC08690F

### Load Regulation



PC08720F


### Line Transient Response



PC08730F


**Typical Performance Curves (Cont.)**

**Adjustment Current**




PC08740F

**Temperature Stability**




PC08750F

**Dropout Voltage**



PC08760F

**Ripple Rejection**



PC08770F

**Design Considerations**

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$ °C/W	Max $\theta_{JC}$ °C/W	Typ $\theta_{JA}$ °C/W	Max $\theta_{JA}$ °C/W
TO-3		1.5		35
TO-220	3.0	4.0		40

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_J \text{ Max} - T_A}{\theta_{JA}}$$

$\theta_{CA} = \theta_{CS} + \theta_{SA}$  (Without heat sink)

Solving for  $T_J$ :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or} \\ = T_A + P_D\theta_{JA} \text{ (Without heat sink)}$$

Where:

- $T_J$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance
- $\theta_{JC}$  = Junction-to-Case Thermal Resistance
- $\theta_{CA}$  = Case-to-Ambient Thermal Resistance
- $\theta_{CS}$  = Case-to-Heat Sink Thermal Resistance
- $\theta_{SA}$  = Heat Sink-to-Ambient Thermal Resistance

### Typical Applications

In operation, the  $\mu$ A150 develops a nominal 1.25 V reference voltage,  $V_{REF}$ , between the output and adjustment terminal. The reference voltage is impressed across program resistor  $R_1$  and, since the voltage is constant, a constant current  $I_1$  then flows through the output set resistor  $R_2$ , giving an output voltage of (Figure 1)

$$V_O = V_{REF} \left( 1 + \frac{R_2}{R_1} \right) + I_{adj} R_2 \quad (1)$$

Since the 50  $\mu$ A current from the adjustment terminal represents an error term, the  $\mu$ A150 was designed to minimize  $I_{adj}$  and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.


### External Capacitors

An input bypass capacitor is recommended. A 0.1  $\mu$ F disc or 1.0  $\mu$ F solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used, but the above values will eliminate the possibility of problems.

The adjustment terminal can be bypassed to ground on the  $\mu$ A150 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10  $\mu$ F bypass capacitor 88 dB ripple rejection is obtainable at any output level. Increases over 10  $\mu$ F do not appreciably improve the ripple rejection at frequencies above 120 Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.

In general, the best type of capacitor to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about 25  $\mu$ F in aluminum electrolytic to equal 1.0  $\mu$ F solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies, but some types have a large decrease in capacitance at frequencies around 0.5 MHz. For this reason, 0.01  $\mu$ F disc may seem to work better than a 0.1  $\mu$ F disc as a bypass.

**Figure 1 Basic Circuit Configuration**



Although the  $\mu$ A150 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF. A 1.0  $\mu$ F solid tantalum (or 25  $\mu$ F aluminum electrolytic) on the output swamps this effect and insures stability.

### Load Regulation

The  $\mu$ A150 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240  $\Omega$ ) should be tied directly to the output of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with 0.05  $\Omega$  resistance between the regulator and load will have a load regulation due to line resistance of  $0.05 \Omega \times 1_L$ . If the set resistor is connected near the load the effective line resistance will be  $0.05 \Omega (1 + R_2/R_1)$  or in this case, 11.5 times worse.

Figure 2 shows the effect of resistance between the regulator and 240  $\Omega$  set resistor.

With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. The ground of  $R_2$  can be returned near the ground of the load to provide remote ground sensing and improve load regulation.


### Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most 10  $\mu\text{F}$  capacitors have low enough internal series resistance to deliver 20 A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of  $V_I$ . In the  $\mu\text{A}150$ , this discharge path is through a large junction that is able to sustain 25 A surge with no problem. This is not true of other types of positive regulators. For output capacitors of 25  $\mu\text{F}$  or less, there is no need to use diodes.


The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the  $\mu\text{A}150$  is a 50  $\Omega$  resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and 10  $\mu\text{F}$  capacitance. Figure 3 shows a  $\mu\text{A}150$  with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

Figure 2 Voltage Regulator with Line Resistance in Output Lead



CR03300F

Figure 3 Voltage Regulator with Protection Diodes




D1 PROTECTS AGAINST C<sub>1</sub>  
D2 PROTECTS AGAINST C<sub>2</sub>

CR03311F


### Typical Applications

#### Temperature Controller



CR03320F


#### Light Controller




CR03330F

Typical Applications (Cont.)

Precision Power Regulator with Low Temperature Coefficient




Slow Turn-On 15 V Regulator




6

Adjustable Regulator with Improved Ripple Rejection



High Stability 10 V Regulator




Notes

1. Adjust for 3.75 V across R1
2. Solid Tantalum
3. Discharge C1 if output is shorted to ground


**Typical Applications (Cont.)**

**Digitally Selected Outputs**



CR03381F

**0 to 30 V Regulator**




CR03400F

**Notes**


1. Sets maximum  $V_O$
2. Min output  $\approx 1.2$  V

**5 V Logic Regulator with Electronic Shutdown (Note 2)**



CR03390F


**AC Voltage Regulator**



CR03400F


**Typical Applications (Cont.)**

**5.0 A Constant Voltage/Constant Current Regulator**



CR03411F

**12 V Battery Charger**




CR03421F

**Notes**

1. Solid tantalum
2. Lights in constant current mode

Typical Applications (Cont.)


Adjustable Current Regulator



1.2 V — 20 V Regulator with  
Minimum Program Current

(NOTE 1)


3.0 A Current Regulator



CR03440F


CR03450F

Precision Current Limiter



CR03460F

Tracking Pre-Regulator




CR03470F

Notes


1. Minimum load current 4.0 mA
2.  $0.4 \leq R_1 \leq 120 \Omega$

Typical Applications (Cont.)

Adjusting Multiple On-Card Regulators with Single Control (Note 1)




Simple 12 V Battery Charger




6

Adjustable 10 A Regulator



CR03510F

Current Limited 6.0 V Charger



CR03521F

Notes

1. All outputs within  $\pm 100$  mV
2. Minimum load — 10 mA
3.  $R_S$  — sets output impedance of charger  $Z_O = R_S \left( 1 + \frac{R_2}{R_1} \right)$   
Use of  $R_S$  allows low charging rates with fully charged battery.
4. 1000  $\mu\text{F}$  is recommended to filter out any input transients.
5. Sets peak current (2 A to 0.3  $\Omega$ )

# $\mu\text{A}1524\text{A} \bullet \mu\text{A}2524\text{A} \bullet \mu\text{A}3524\text{A}$

## Advanced Pulse Width Modulators

Linear Division Voltage Regulators

### Description

The  $\mu\text{A}1524\text{A}$  family of regulating PWM ICs have been designed to retain the same highly versatile architecture of the industry standard UC1524 (SG1524) while offering substantial improvements to many of its limitations. The  $\mu\text{A}1524\text{A}$  family is lead compatible with "non-A" models and in most existing applications can be directly interchanged with no effect on power supply performance. Using the  $\mu\text{A}1524\text{A}$  family, however, frees the designer from many concerns which typically had required additional circuitry to solve.

The  $\mu\text{A}1524\text{A}$  family includes a precise 5.0 V reference trimmed to  $\pm 1\%$  accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5.0 V, eliminating the need for a reference divider; a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60 V, 200 mA uncommitted transistor switches which greatly enhance output versatility.


An additional feature of the  $\mu\text{A}1524\text{A}$  family is an undervoltage lockout circuit which disables all the internal circuitry except the reference, until the input voltage has risen to the turn-on threshold. This holds standby current low until turn-on, greatly simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 300 mV of hysteresis for jitter-free activation.

Other product enhancements within the  $\mu\text{A}1524\text{A}$  family design include a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments; logic to eliminate double pulsing on a single output; and a 300 ns external shutdown capability. The oscillator circuit of the  $\mu\text{A}1524\text{A}$  family is usable beyond 500 kHz and is now easier to synchronize with an external clock pulse.

The  $\mu\text{A}1524\text{A}$  is packaged, in a hermetic 16-lead DIP and rated for operation from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ . The  $\mu\text{A}2524\text{A}$  and  $\mu\text{A}3524\text{A}$  are available in either ceramic or plastic packages and are rated for operation from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  and  $0^\circ\text{C}$  to  $70^\circ\text{C}$  respectively.

### Connection Diagram

16-Lead DIP  
(Top View)



CD01390F

### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}1524\text{ADM}$	7B	Ceramic DIP
$\mu\text{A}2524\text{ADV}$	7B	Ceramic DIP
$\mu\text{A}2524\text{APV}$	9B	Molded DIP
$\mu\text{A}3524\text{APC}$	9B	Molded DIP
$\mu\text{A}3524\text{ADC}$	7B	Ceramic DIP

- Fully Interchangeable With Standard 1524 Families
- Precision Reference Internally Trimmed To  $\pm 1\%$
- High Performance Current Limit Function
- Under Voltage Lockout With Hysteristic Turn-On
- Start-Up Supply Current Less Than 4.0 mA
- Output Current To 200 mA
- 60 V Output Capability
- Wide Common Mode Input Range For Both Error And Current Limit Amplifiers
- PWM Latch Ensures Single Pulse Per Period
- Double Pulse Suppression Logic
- 300 ns Shutdown Through PWM Latch
- Guaranteed Frequency Accuracy
- Available In Extended Temperature Range

### Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

#### Operating Temperature Range

Extended (μA1524A)	-55°C to +125°C
Industrial (μA2524A)	-25°C to +85°C
Commercial (μA3524A)	0°C to +70°C


#### Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

### Equivalent Circuit



EQ00880F

Power Dissipation at  $T_A = +25^\circ\text{C}$  ..... 1000 mW

Derate above  $+50^\circ\text{C}$  ..... 10 mW/°C

Power Dissipation at  $T_C = +25^\circ\text{C}$  ..... 2000 mW

Derate for Case Temperature above  $+25^\circ\text{C}$  ..... 16 mW/°C

# **$\mu$ A1524A • $\mu$ A2524A • $\mu$ A3524A**

**$\mu$ A1524,  $\mu$ A2524,  $\mu$ A3524A**

**Electrical Characteristics**  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu$ A1524A,  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  for the  $\mu$ A2524A, and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  for the  $\mu$ A3524A,  $V_I = V_C = 20$  V, unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Conditions</b>	<b><math>\mu</math>A1524A/<math>\mu</math>A2524A</b>			<b><math>\mu</math>A3524A</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
<b>Turn-on Characteristics</b>									
$V_O$	Input Voltage	Operating Range after Turn-on	8.0		40	8.0		40	V
	Turn-on Threshold		5.5	7.5	8.5	5.5	7.5	8.5	V
	Turn-on Current	$V_I = 6.0$ V		2.5	4.0		2.5	4.0	mA
	Operating Current	$V_I = 8.0$ V to 40 V		6.0	10		6.0	10	mA
	Turn-on Hysteresis <sup>1</sup>			0.3			0.3		V
<b>Reference Section</b>									
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$	4.95	5.0	5.05	4.90	5.0	5.10	V
$V_R$ LINE	Line Regulation	$V_I = 10$ V to 40 V		10	20		10	30	mV
$V_R$ LOAD	Load Regulation	$I_L = 0$ mA to 20 mA		5.0	50		5.0	50	mV
	Temperature Stability <sup>1</sup>	Over Operating Range		20	50		20	50	mV
$I_{OS}$	Output Short Circuit Current	$V_{REF} = 0$ V, $T_J = 25^\circ\text{C}$		80	100		80	100	mA
$N_O$	Noise <sup>1</sup>	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$ , $T_J = 25^\circ\text{C}$		40			40		$\mu V_{rms}$
	Long Term Stability <sup>1</sup>	$T_J = 125^\circ\text{C}$ , 1000 Hrs		20	50		20	50	mV
<b>Oscillator Section</b> $R_T = 2700 \Omega$ , $C_T = 0.01 \text{ mF}$ , unless otherwise specified									
	Initial Accuracy	$T_J = 25^\circ\text{C}$	41	43	45	39	43	47	kHz
	Temperature Stability <sup>1</sup>	Over Operating Temperature Range		2.0			2.0		%
	Minimum Frequency	$T_J = 25^\circ\text{C}$ , $R_T = 150 \text{ k}\Omega$ , $C_T = 0.1 \text{ mF}$			140			120	Hz
	Maximum Frequency	$T_J = 25^\circ\text{C}$ , $R_T = 2.0 \text{ k}\Omega$ , $C_T = 470 \text{ pF}$	500			500			kHz
	Output Amplitude <sup>1</sup>	$T_J = 25^\circ\text{C}$		3.5			3.5		V
	Output Pulse Width <sup>1</sup>	$T_J = 25^\circ\text{C}$		0.5			0.5		$\mu\text{s}$
	Ramp Peak		3.3	3.5	3.7	3.3	3.5	3.7	V
	Ramp Valley	$T_J = 25^\circ\text{C}$	0.6	0.75	0.9	0.6	0.75	0.9	V
<b>Error Amplifier Section</b> $V_{CM} = 2.5$ V, unless otherwise specified.									
$V_{IO(EA)}$	Input Offset Voltage			0.5	5.0		2.0	10	mV
$I_{IB}$	Input Bias Current			1.0	5.0		1.0	10	$\mu\text{A}$
$I_{IO}$	Input Offset Current			.05	1.0		0.5	1.0	$\mu\text{A}$

# $\mu\text{A}1524\text{A} \bullet \mu\text{A}2524\text{A} \bullet \mu\text{A}3524\text{A}$

$\mu\text{A}1524$ ,  $\mu\text{A}2524$ ,  $\mu\text{A}3524$  (Cont.)

**Electrical Characteristics**  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu\text{A}1524\text{A}$ ,  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  for the  $\mu\text{A}2524\text{A}$ , and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  for the  $\mu\text{A}3524\text{A}$ ,  $V_I = V_C = 20$  V, unless otherwise specified.

Symbol	Characteristic	Conditions	$\mu\text{A}1524\text{A}/\mu\text{A}2524\text{A}$			$\mu\text{A}3524\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
CMR	Common Mode Rejection	$V_{CM} = 1.5$ V to $5.5$ V	60	75		60	75		dB
PSRR	Power Supply Rejection Ratio	$V_I = 10$ V to $40$ V	50	60		50	60		dB
	Output Swing	Minimum Total Range	0.5		5.0	0.5		5.0	V
	Open Loop Voltage Gain	$\Delta V_O = 1.0$ V to $4.0$ V, $R_L \geq 10$ M $\Omega$	72	80		60	80		dB
	Gain Bandwidth <sup>1</sup>	$T_J = 25^\circ\text{C}$ , $A_v = 0$ dB	1.0	3.0		1.0	3.0		MHz
	DC Transconductance <sup>1, 2</sup>	$T_J = 25^\circ\text{C}$ , $30$ k $\Omega \leq R_L \leq 1.0$ M $\Omega$		1.6			1.6		mho

**Current Limit Amplifier Lead 5 = 0** V, unless otherwise specified.

$V_{IO}$	Input Offset Voltage	$T_J = 25^\circ\text{C}$ , E/A Set for maximum output	190	200	210	180	200	220	mV
$V_{IO}$	Input Offset Voltage	Over Operating Temperature Range	180		220	170		230	mV
$I_{IB}$	Input Bias Current			-1.0	-10		-1.0	-10	$\mu\text{A}$
CMR	Common Mode Rejection	$V_{Lead\ 5} = -0.2$ V to $+5.5$ V	50	60		50	60		dB
PSRR	Power Supply Rejection Ratio	$V_I = 10$ V to $40$ V	50	60		50	60		dB
	Output Swing	Minimum Total Range	0.5		5.0	0.5		5.0	V
	Open Loop Voltage Gain	$V_O = 1.0$ V to $4.0$ V, $R_L \geq 10$ M $\Omega$	70	80		70	80		dB
	Delay Time <sup>1</sup>	Lead 4 to Lead 9, $\Delta V_I = 300$ mV		300			300		ns

**Output Section (Each Output)**

$V_{CE}$	Collector Emitter Voltage	$I_C = 100$ $\mu\text{A}$	60	80		50	80		V
$I_{CE}$	Collector Leakage Current	$V_{CE} = 50$ V		0.1	20		0.1	20	$\mu\text{A}$
$V_{CE\ Sat}$	Saturation Voltage	$I_C = 20$ mA		0.2	0.4		0.2	0.4	V
		$I_C = 100$ mA		1.0	1.5		1.0	1.5	
		$I_C = 200$ mA		2.0	2.7		2.0	2.5	
$V_E$	Emitter Output Voltage	$I_E = 50$ mA	17	18		17	18		V
$t_r$	Rise Time <sup>1</sup>	$T_J = 25^\circ\text{C}$ , $R = 2.0$ k $\Omega$		150			150		ns
$t_f$	Fall Time <sup>1</sup>	$T_J = 25^\circ\text{C}$ , $R = 2.0$ k $\Omega$		50			50		ns

$\mu\text{A}1524, \mu\text{A}2524, \mu\text{A}3524$  (Cont.)


**Electrical Characteristics**  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu\text{A}1524\text{A}$ ,  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  for the  $\mu\text{A}2524\text{A}$ , and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  for the  $\mu\text{A}3524\text{A}$ ,  $V_I = V_C = 20$  V, unless otherwise specified.

Symbol	Characteristic	Conditions	$\mu\text{A}1524\text{A}/\mu\text{A}2524\text{A}$			$\mu\text{A}3524\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
	Comparator Delay <sup>1</sup>	$T_J = 25^\circ\text{C}$ , Lead 9 to Output		350			350		ns
	Shutdown Delay <sup>1</sup>	$T_J = 25^\circ\text{C}$ , Lead 10 to Output		300			300		ns
	Shutdown Threshold	$T_J = 25^\circ\text{C}$ , $R_C = 2.0$ k $\Omega$	0.6	0.7	1.0	0.6	0.7	1.0	V

**Notes**

1. These parameters are guaranteed by design but not 100% tested in production.
2. DC transconductance ( $g_M$ ) relates to DC open loop voltage gain according to the following equation:  $A_v = g_M R_L$  where  $R_L$  is the resistance from lead 9 to ground. The minimum  $g_M$  specification is used to calculate minimum  $A_v$  when the error amplifier output is loaded.

**Open Loop Test Circuit (Note 1, 2)**




CR03770F

**Notes**


1. The  $\mu\text{A}1524\text{A}$  should be able to be tested in any 1524 test circuit with two possible exceptions.
  - a. The higher gain bandwidth of the current limit amplifier in the  $\mu\text{A}1524\text{A}$  may cause oscillations in an uncompensated 1524 test circuit.
  - b. The effect of the shutdown, lead 10, cannot be seen at the compensation terminal, lead 9; but must be observed at the outputs.
2. The circuit will allow all  $\mu\text{A}1524\text{A}$  functions to be evaluated.

## Typical Performance Curves


**Supply Current vs Voltage**




**Oscillator Frequency vs Timing Components**




**Current Limit Amplifier Delay**



**Error Amplifier Voltage Gain vs Frequency**




**Pulse Width Modulator Transfer Function**




6


**Output Dead Times vs Timing Capacitor Value**




**Output Saturation Voltage**



**Shutdown Delay From PWM Comparator — Lead 9**



**Turn-Off Delay From Shutdown — Lead 10**



# $\mu$ A431A

## Adjustable Precision Zener Shunt Regulator

Linear Division Voltage Regulators

**Description**

The  $\mu$ A431A is a 3-terminal adjustable shunt regulator with guaranteed temperature stability over the entire temperature range of operation. The output voltage may be set at any level greater than 2.5 V ( $V_{REF}$ ) up to 36 V merely by selecting two external resistors that act as a voltage divided network. Due to the sharp turn-on characteristics this device is an excellent replacement for many zener diode applications.

- Average Temperature Coefficient 50 ppm/ $^{\circ}\text{C}$
- Temperature Compensated For Operation Over The Full Temperature Range
- Programmable Output Voltage
- Fast Turn-On Response
- Low Output Noise

**Absolute Maximum Ratings**


Storage Temperature Range	-65 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$
Operating Temperature Range	
Industrial ( $\mu$ A431AV)	-40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
Commercial ( $\mu$ A431AC)	0 $^{\circ}\text{C}$ to +70 $^{\circ}\text{C}$
Lead Temperature	
TO-92 Package/SO-8 (soldering, 10 s)	265 $^{\circ}\text{C}$
Internal Power Dissipation <sup>1,2</sup>	
TO-92 Package	0.78 W
SO-8 Package	0.81 W
Cathode Voltage	37 V
Continuous Cathode Current	-10 mA to +150 mA
Reference Voltage	-0.5 V
Reference Input Current	10 mA
Operating Conditions	Min Max
Cathode Voltage	$V_{REF}$ 37 V
Cathode Current	1.0 mA 100 mA

**Notes**

1.  $T_J$  Max = 150 $^{\circ}\text{C}$ .
2. Ratings apply to ambient temperature at 25 $^{\circ}\text{C}$ . Above this temperature, derate the TO-92 at 6.2 mW/ $^{\circ}\text{C}$ , and the SO-8 at 6.5 mW/ $^{\circ}\text{C}$ .

**Connection Diagram**

TO-92 Package  
(Top View)




CD00131F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A431AWC	EI	Molded
$\mu$ A431AWV	EI	Molded

**Connection Diagram**

SO-8 Package  
(Top View)




CD01420F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A431ASC	KC	Molded Surface Mount

### Equivalent Circuit



### DC Test Circuits

Figure 1 Test Circuit For  $V_Z = V_{REF}$






Figure 3 Test Circuit For Off-State Current



**Note**

$$V_Z = V_{REF} \left( 1 + R_1 / R_2 \right) + I_{REF} \cdot R_1$$

Figure 2 Test Circuit For  $V_Z > V_{REF}$



**μA431A**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{\text{REF}}$	Reference Voltage	$V_Z = V_{\text{REF}}, I_I = 10 \text{ mA}, \text{Fig. 1}$		2.440	2.495	2.550	V
$V_{\text{DEV}}$	Deviation of Reference Input Voltage Over Temperature <sup>1</sup>	$V_Z = V_{\text{REF}}, I_I = 10 \text{ mA}, T_A = \text{full range, Fig. 1}$			8.0	17	mV
$\frac{\Delta V_{\text{REF}}}{\Delta V_Z}$	Ratio of the Change in Reference Voltage to the Change in Cathode Voltage	$I_Z = 10 \text{ mA, Fig. 2}$	$V_Z$ from $V_{\text{REF}}$ to 10 V		-1.4	-2.7	mV/V
			$V_Z$ from 10 V to 36 V		-1.0	-2.0	
$I_{\text{REF}}$	Reference Input Current	$R_1 = 10 \text{ k}\Omega, R_2 = \infty, I_I = 10 \text{ mA, Fig. 2}$			2.0	4.0	$\mu\text{A}$
$\alpha I_{\text{REF}}$	Deviation of Reference Input Current over Temperature	$R_1 = 10 \text{ k}\Omega, R_2 = \infty, I_I = 10 \text{ mA, } T_A = \text{Full Range, Fig. 2}$			0.4	1.2	$\mu\text{A}$
$I_{Z(\text{MIN})}$	Minimum Cathode Current for Regulation	$V_Z = V_{\text{REF}}, \text{Fig. 1}$			0.4	1.0	mA
$I_{Z(\text{OFF})}$	Off-State Current	$V_Z = 36 \text{ V}, V_{\text{REF}} = 0 \text{ V, Fig. 3}$			0.3	1.0	$\mu\text{A}$
$r_Z$	Dynamic Output Impedance <sup>2</sup>	$V_Z = V_{\text{REF}}, \text{Frequency} = 0 \text{ Hz, Fig. 1}$				.75	$\Omega$

**Notes**

1. Deviation of reference input voltage,  $V_{\text{DEV}}$ , is defined as the maximum variation of the reference input voltage over the full temperature range.

$\alpha V_{\text{REF}}$  can be positive or negative depending on whether the slope is positive or negative.

Example:  $V_{\text{DEV}} = 8.0 \text{ mV}, V_{\text{REF}} = 2495 \text{ mV}, T_2 - T_1 = 70^\circ\text{C}$ , slope is positive

$$\alpha V_{\text{REF}} = \left[ \frac{8.0 \text{ mV}}{2495 \text{ mV}} \right]^{10^6} = +46 \text{ ppm}/^\circ\text{C}$$

2. The dynamic output impedance,  $r_Z$ , is defined as:

$$r_Z = \frac{\Delta V_Z}{\Delta I_Z}$$

When the device is programmed with two external resistors,  $R_1$  and  $R_2$ , (see Figure 2), the dynamic output impedance of the overall circuit,  $r_Z$ , is defined as:


$$r_Z = \frac{\Delta V_Z}{\Delta I_Z} \cong \left[ r_Z \cdot 1 + \frac{R_1}{R_2} \right]$$

The average temperature coefficient of the reference input voltage,  $\alpha V_{\text{REF}}$ , is defined as:

$$\alpha V_{\text{REF}} \frac{\text{ppm}}{^\circ\text{C}} = \pm \left[ \frac{V_{\text{Max}} - V_{\text{Min}}}{V_{\text{REF}} \text{ (at } 25^\circ\text{C)}} \right]^{10^6} = \pm \left[ \frac{V_{\text{DEV}}}{V_{\text{REF}} \text{ (at } 25^\circ\text{C)}} \right]^{10^6}$$

Where:


$T_2 - T_1$  = full temperature change.



CR00091F


### Typical Performance Curves

Input Current vs  $V_Z$




PC01351F

Thermal Information




PC01361F

Input Current vs  $V_Z$




PC01371F

Dynamic Impedance vs Frequency




PC01381F



CR00101F

Stability Boundary Conditions




CR03840F

#### Note

- The areas under the curves represent conditions that may cause the device to oscillate. For curves B, C, and D, R<sub>2</sub> and V<sub>+</sub> were adjusted to establish the initial  $V_{KA}$  and  $I_K$  conditions with  $C_L = 0$ . V<sub>+</sub> and  $C_L$  were then adjusted to determine the ranges of stability.


### Typical Characteristics

Test Circuit For Curve A Below



CR03820F


Test Circuit for Curves B, C, And D Below



CR03830F


### Typical Applications

#### Shunt Regulator




CR03850F

Single Supply Comparator With Temperature Compensated Threshold




CR03860F

#### Series Regulator



CR03870F


Output Control of a Three Terminal Fixed Regulator




CR03880F

**Typical Applications (Cont.)**


**Higher Current Shunt Regulator**




**Crow Bar**




**Over Voltage/Under Voltage Protection Circuit**




**Voltage Monitor**




**Delay Timer**



**Current Limiter Or Current Source**



**Constant Current Sink**



# **$\mu$ A494**

## **Pulse Width Modulated Control Circuit**

Linear Division Voltage Regulators

### Description


The  $\mu$ A494 is a monolithic integrated circuit which includes all the necessary building blocks for the design of pulse width modulated (PWM) switching power supplies, including push-pull, bridge and series configurations. The device can operate at switching frequencies between 1.0 kHz and 300 kHz and output voltages up to 40 V. The operating temperature range specified for the  $\mu$ A494C is 0°C to 70°C and for the  $\mu$ A494V is -40°C to +85°C.

- Uncommitted Output Transistors Capable Of 200 mA Source Or Sink
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Internal Protection From Double Pulsing Of Outputs With Narrow Pulse Widths Or With Supply Voltages Below Specified Limits
- Dead Time Control Comparator
- Output Control Selects Single Ended Or Push-Pull Operation
- Easily Synchronized (Slaved) To Other Circuits

### Connection Diagram

16-Lead DIP

(Top View)




CD01320F

### Order Information

Device Code	Package Code	Package Description
$\mu$ A494PV	9B	Molded DIP
$\mu$ A494DC	7B	Ceramic DIP
$\mu$ A494PC	9B	Molded DIP

### Block Diagram



EQ00580F

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Industrial ( $\mu$ A494V)	-40°C to +85°C
Commercial ( $\mu$ A494C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Functional Description**

The basic oscillator (switching) frequency is controlled by an external resistor ( $R_T$ ) and capacitor ( $C_T$ ). The relationship between the values of  $R_T$ ,  $C_T$  and frequency is shown in Figure 10.

The level of the sawtooth wave form is compared with an error voltage by the pulse width modulated comparator. The output of the PWM Comparator directs the pulse steering flip-flop and the output control logic.

The error voltage is generated by the error amplifier. The error amplifier boosts the voltage difference between the output and the 5.0 V internal reference. See Figure 7 for error amp sensing techniques. The second error amp is typically used to implement current-limiting.

The output control logic selects either push-pull or single ended operation of the output transistors (see Figure 6).

**Recommended Operating Conditions**

Symbol	Characteristic	$\mu$ A494		Unit
		Min	Max	
$V_{CC}$	Power Supply Voltage	7.0	40	V
$V_I$	Voltage on Any Lead Except Leads 8 and 11 (Referenced to Ground)	-0.3	$V_{CC} + 0.3$	V
$V_{C1}, V_{C2}$	Output Voltage Collector	-0.3	40	V
$I_{C1}, I_{C2}$	Output Collector Current		200	mA
$C_T$	Timing Capacitor	470	10	pF $\mu$ F
$R_T$	Timing Resistor	1.8	500	k $\Omega$
$f_{osc}$	Oscillator Frequency	1.0	300	kHz
$T_A$	Operating Temperature Range	0	+70	°C

**Internal Power Dissipation<sup>1,2</sup>**

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage	42 V
Voltage From Any Lead to Ground (except lead 8 and lead 11)	$V_{CC} + 0.3$ V
Output Collector Voltage	42 V
Peak Collector Current ( $I_{C1}$ and $I_{C2}$ )	250 mA

The dead time control prevents on-state overlap of the output transistors as can be seen in Figure 5. The dead time is approximately 3.0 or 5.0% of the total period if the dead time control is grounded. This dead time can be increased by connecting the dead time control to a voltage up to 5.0 V.

The frequency response of the error amps (Figure 11) can be modified by using external resistors and capacitors. These components are typically connected between the compensation terminal and the inverting input of the error amps.

The switching frequency of two or more  $\mu$ A494 circuits can be synchronized. The timing capacitor,  $C_T$  is connected as shown in Figure 8. Charging current is provided by the master circuit. Discharging is through all the circuits slaved to the master.  $R_T$  is required only for the master circuit.

# $\mu$ A494

## $\mu$ A494

**Electrical Characteristics**  $T_A = 0$  to  $70^\circ\text{C}$  for the  $\mu$ A494C,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for the  $\mu$ A494V,  
 $V_{CC} = 15$  V,  $f_{osc} = 10$  kHz, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
<b>Reference Section</b>							
$V_{REF}$	Reference Voltage <sup>1</sup>	$I_{REF} = 1.0$ mA		4.75	5.0	5.25	V
RegLINE	Line Regulation of Reference Voltage	$7.0 \text{ V} \leqslant V_{CC} \leqslant 40 \text{ V}$			2.0	25	mV
TCV <sub>REF</sub>	Temperature Coefficient of Reference Voltage	$0^\circ\text{C} \leqslant T_A \leqslant 70^\circ\text{C}$			0.01	0.03	%/ $^\circ\text{C}$
RegLOAD	Load Regulation of Reference Voltage	$1.0 \text{ mA} \leqslant I_{REF} \leqslant 10 \text{ mA}$			1.0	15	mV
$I_{OS}$	Output Short Circuit Current	$V_{REF} = 0$ V	$0^\circ\text{C} \leqslant T_A \leqslant +70^\circ\text{C}$	10	35	50	mA
			$-40^\circ\text{C} \leqslant T_A \leqslant +85^\circ\text{C}$			35	
<b>Oscillator Section</b>							
$f_{osc}$	Oscillator Frequency (Figure 10)	$C_T = 0.01 \text{ } \mu\text{F}, R_T = 12 \text{ k}\Omega$			10		kHz
$\Delta f_{osc}$	Oscillator Frequency Change	$C_T = 0.01 \text{ } \mu\text{F}, R_T = 12 \text{ k}\Omega$	$0^\circ\text{C} \leqslant T_A \leqslant +70^\circ\text{C}$			2.0	%
			$-40^\circ\text{C} \leqslant T_A \leqslant +85^\circ\text{C}$			2.0	
<b>Dead Time Control Section</b>							
$I_{IB(DT)}$	Input Bias Current	$V_{CC} = 15 \text{ V}, 0 \text{ V} \leqslant V_4 \leqslant 5.25 \text{ V}$			-2.0	-10	$\mu\text{A}$
$DC_{(\max)}$	Maximum Duty Cycle, Each Output	$V_{CC} = 15 \text{ V}, \text{Lead } 4 = 0 \text{ V}, \text{Output Control} = V_{REF}$		45			%
$V_{TH(in)}$	Input Threshold Voltage	Zero Duty Cycle			3.0	3.3	V
		Maximum Duty Cycle		0			
<b>Error Amplifier Sections</b>							
$V_{IO}$	Input Offset Voltage	$V_3 = 2.5 \text{ V}$			2.0	10	mV
$I_{IO}$	Input Offset Current	$V_3 = 2.5 \text{ V}$			25	250	nA
$I_{IB}$	Input Bias Current	$V_3 = 2.5 \text{ V}$			0.2	1.0	$\mu\text{A}$
$V_{ICR}$	Input Common Mode Voltage Range	$7.0 \text{ V} \leqslant V_{CC} \leqslant 40 \text{ V}$		-0.3		$V_{CC}$	V
$A_{VS}$	Large Signal Voltage Gain	$0.5 \text{ V} \leqslant V_3 \leqslant 3.5 \text{ V}$		60	74		dB
BW	Bandwidth				650		kHz
<b>PWM Comparator Section (Figure 9)</b>							
$V_{THI}$	Inhibit Threshold Voltage	Zero Duty Cycle			4.0	4.5	V
$I_{O-}$	Output Sink Current <sup>2</sup>	$0.5 \text{ V} \leqslant V_3 \leqslant 3.5 \text{ V}$		-0.2	-0.6		mA
$I_{O+}$	Output Source Current <sup>2</sup>	$0.5 \text{ V} \leqslant V_3 \leqslant 3.5 \text{ V}$		2.0			mA

# $\mu$ A494

 **$\mu$ A494 (Cont.)**

**Electrical Characteristics**  $T_A = 0$  to  $70^\circ\text{C}$  for the  $\mu\text{A}494\text{C}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for the  $\mu\text{A}494\text{V}$ ,  $V_{CC} = 15 \text{ V}$ ,  $f_{osc} = 10 \text{ kHz}$ , unless otherwise specified.


Symbol	Characteristic	Condition		Min	Typ	Max	Unit
<b>Output Section</b>							
$V_{CE(\text{sat})}$	Output Saturation Voltage Common Emitter Configuration, (Figure 3)	$V_E = 0 \text{ V}$ , $I_C = 200 \text{ mA}$	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$		1.1	1.3	V
			$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$				
	Emitter Follower Configuration, (Figure 4)	$V_C = 15 \text{ V}$ , $I_E = 200 \text{ mA}$			1.5	2.5	
$I_{C(\text{off})}$	Collector Off-State Current	$V_{CC} = 40 \text{ V}$ , $V_{CE} = 40 \text{ V}$			2.0	100	$\mu\text{A}$
$I_{E(\text{off})}$	Emitter Off-State Current	$V_{CC} = V_C = 40 \text{ V}$ , $V_E = 0$	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,			-100	$\mu\text{A}$
			$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$				
<b>Output Control (Figure 6)</b>							
$V_{OCL}$	Output Control Voltage Required for Single Ended or Parallel Output Operation					0.4	V
$V_{OCH}$	Output Control Voltage Required for Push-Pull Operation			2.4			V
<b>Total Device</b>							
$I_{CC}$	Standby Power Supply Current				6.0	10	mA
<b>Output AC Characteristics</b> Use Recommended Operating Conditions with $T_A = 25^\circ\text{C}$							
$t_r$	Rise Time of Output Voltage Common Emitter Configuration, (Figure 3)				100	200	ns
	Emitter Follower Configuration, (Figure 4)				100	200	
$t_f$	Fall Time of Output Voltage Common Emitter Configuration, (Figure 3)				25	100	ns
	Emitter Follower Configuration, (Figure 4)				40	100	

**Notes**


1. Selected devices with tightened tolerance reference voltage available.
2. These limits apply when the voltage measured at Lead 3 is within the range specified.

### Test Circuits



**Figure 1 Error Amplifier Test Circuit**





**Figure 2 Current Limit Sense Amplifier Test Circuit**




**Figure 3 Common Emitter Configuration Test Circuit and Waveform**



**Figure 4 Emitter Follower Configuration Test Circuit and Waveform**





**Figure 5 Dead Time and Feedback Control Test Circuit**





## Typical Applications


**Figure 6 Output Connections for Single Ended and Push-Pull Configurations**




**Figure 7 Error Amplifier Sensing Techniques**



**Figure 8 Slaving Two or More Control Circuits**




**Figure 9 Error Amplifier and Current Limit Sense Amplifier Output Circuits**




### Typical Performance Curves


**Figure 10** Oscillator Frequency vs Timing Resistance



**Figure 11** Amplifier Voltage Gain vs Frequency



### Voltage Waveforms



## Linear Division Voltage Regulators

**Description**

The  $\mu$ A723 is a monolithic voltage regulator constructed using the Fairchild Planar Epitaxial process. The device consists of a temperature compensated reference amplifier, error amplifier, power series pass transistor and current-limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150 mA are required. Provisions are made for adjustable current-limiting and remote shutdown. In addition to the above, the device features low standby current drain, low temperature drift and high ripple rejection. The  $\mu$ A723 is intended for use with positive or negative supplies as a series, shunt, switching or floating regulator. Applications include laboratory power supplies, isolation regulators for low level data amplifiers, logic card regulators, small instrument power supplies, airborne systems and other power supplies for digital and linear circuits.

- Positive Or Negative Supply Operation
- Series, Shunt, Switching Or Floating Operation
- 0.01% Line And Load Regulation
- Output Voltage Adjustable From 2 V To 37 V
- Output Current To 150 mA Without External Pass Transistor

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP/Metal Can	-65°C to +175°C
Molded DIP/SO Package	-55°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A723M)	-55°C to +125°C
Commercial ( $\mu$ A723C)	0°C to +70°C

## Lead Temperature

Ceramic DIP/Metal Can (soldering, 60 s)	300°C
Molded DIP/SO-14 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

Pulse Voltage from V+ to V-,  
(50 ms) ( $\mu$ A723M)

50 V

## Continuous Voltage from V+ to V-

40 V

## Input/Output Voltage Differential

40 V

## Differential Input Voltage

±5.0 V

## Voltage Between Non-Inverting

8.0 V

## Input and V-

25 mA


Current from V<sub>Z</sub>

15 mA

Current from V<sub>REF</sub>**Notes**

1. T<sub>J</sub> Max = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.

2. Ratings supply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.


**Connection Diagram**10-Lead Metal Package  
(Top View)

Lead 5 connected to case.

6


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A723HM	5X	Metal
$\mu$ A723HC	5X	Metal


**Connection Diagram**14-Lead DIP and SO-14 Package  
(Top View)**Order Information**

Device Code	Package Code	Package Description
$\mu$ A723DM	6A	Ceramic DIP
$\mu$ A723DC	6A	Ceramic DIP
$\mu$ A723PC	9A	Molded DIP
$\mu$ A723SC	KD	Molded Surface Mount

**Block Diagram**



**Equivalent Circuit**



**$\mu$ A723M**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_I = V+ = V_C = 12 \text{ V}$ ,  $V- = 0$ ,  $V_O = 5 \text{ V}$ ,  $I_L = 1 \text{ mA}$ ,  $R_{SC} = 0$ ,  $C_1 = 100 \text{ pF}$ ,  $C_{REF} = 0$ , unless otherwise specified.

Symbol	Characteristic <sup>1</sup>	Condition	Min	Typ	Max	Unit
$V_R$ LINE	Line Regulation	$V_I = 12 \text{ V}$ to $V_I = 15 \text{ V}$		0.01	0.1	% $V_O$
		$V_I = 12 \text{ V}$ to $V_I = 40 \text{ V}$		0.02	0.2	
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $V_I = 12 \text{ V}$ to $V_I = 15 \text{ V}$			0.3	
$V_R$ LOAD	Load Regulation	$I_L = 1 \text{ mA}$ to $I_L = 50 \text{ mA}$		0.03	0.15	% $V_O$
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 1 \text{ mA}$ to $I_L = 50 \text{ mA}$			0.6	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 50 \text{ Hz}$ to $10 \text{ kHz}$		74		dB
		$f = 50 \text{ Hz}$ to $10 \text{ kHz}$ , $C_{REF} = 0.5 \mu\text{F}$		86		
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.002	0.015	%/ $^\circ\text{C}$
$I_{OS}$	Output Short Circuit Current	$R_{SC} = 10 \Omega$ , $V_O = 0$		65		mA
$V_{REF}$	Reference Voltage	$I_{REF} = 0.1 \text{ mA}$	6.95	7.15	7.35	V
$V_{REF}(\text{Load})$	Reference Voltage Change With Load	$I_{REF} = 0.1 \text{ mA}$ to $5 \text{ mA}$			20	mV
$N_O$	Noise	BW = 100 Hz to 10 kHz, $C_{REF} = 0$		20		$\mu\text{V}_{rms}$
		BW = 100 Hz to 10 kHz, $C_{REF} = 5.0 \mu\text{F}$		2.0		
S	Long Term Stability	$T_J = T_J \text{ Max}$   $T_A = 25^\circ\text{C}$ For End Point Measurement		0.1		%/1000 hrs
$I_{SCD}$	Standby Current Drain	$I_L = 0$ , $V_I = 30 \text{ V}$		2.3	3.5	mA
$V_{IR}$	Input Voltage Range		9.5		40	V
$V_{OR}$	Output Voltage Range		2.0		37	V
$V_I - V_O$	Input/Output Voltage Differential		3.0		38	V

# $\mu$ A723

## $\mu$ A723C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_I = V+ = V_C = 12 \text{ V}$ ,  $V- = 0$ ,  $V_O = 5 \text{ V}$ ,  $I_L = 1 \text{ mA}$ ,  $R_{SC} = 0$ ,  $C_1 = 100 \text{ pF}$ ,  $C_{REF} = 0$ , unless otherwise specified.


Symbol	Characteristic <sup>1</sup>	Condition	Min	Typ	Max	Unit
VR LINE	Line Regulation	$V_I = 12 \text{ V}$ to $V_I = 15 \text{ V}$		0.01	0.1	% $V_O$
		$V_I = 12 \text{ V}$ to $V_I = 40 \text{ V}$		0.1	0.5	
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , $V_I = 12 \text{ V}$ to $V_I = 15 \text{ V}$			0.3	
VR LOAD	Load Regulation	$I_L = 1.0 \text{ mA}$ to $I_L = 50 \text{ mA}$		0.03	0.2	% $V_O$
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , $I_L = 1.0 \text{ mA}$ to $I_L = 50 \text{ mA}$			0.6	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 50 \text{ Hz}$ to $10 \text{ kHz}$		74		dB
		$f = 50 \text{ Hz}$ to $10 \text{ kHz}$ , $C_{REF} = 5 \mu\text{F}$		86		
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		0.003	0.015	%/ $^\circ\text{C}$
$I_{OS}$	Output Short Circuit Current	$R_{SC} = 10 \Omega$ , $V_O = 0$		65		mA
$V_{REF}$	Reference Voltage	$I_{REF} = 0.1 \text{ mA}$	6.80	7.15	7.50	V
$V_{REF}(\text{Load})$	Reference Voltage Change With Load	$I_{REF} = 0.1 \text{ mA}$ to $5 \text{ mA}$			20	mV
No	Noise	BW = 100 Hz to 10 kHz, $C_{REF} = 0$		20		$\mu\text{V}_{\text{rms}}$
		BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu\text{F}$		2.0		
S	Long Term Stability	$T_J = T_J \text{ Max}$ $T_A = 25^\circ\text{C}$ For End Point Measurement		0.1		%/1000 hrs
$I_{SCD}$	Standby Current Drain	$I_L = 0$ , $V_I = 30 \text{ V}$		2.3	4.0	mA
$V_{IR}$	Input Voltage Range		9.5		40	V
$V_{OR}$	Output Voltage Range		2.0		37	V
$V_I - V_O$	Input/Output Voltage Differential		3.0		38	V

### Note


1. Divider impedance as seen by error amplifier  $\leq 10 \text{ k}\Omega$  connected as shown in Figure 1. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.

## Typical Performance Curves for $\mu$ A723 and $\mu$ A723C


### Load Transient Response




### Current-Limiting Characteristics vs Junction Temperature




### Line Regulation vs Input/Output Voltage Differential




### Load Regulation vs Input/Output Voltage Differential



### Line Transient Response




### Output Impedance vs Frequency




## Typical Performance Curves for $\mu$ A723


### Maximum Load Current vs Input/Output Voltage Differential




### Load Regulation Characteristics Without Current-Limiting




### Load Regulation Characteristics With Current-Limiting




**Typical Performance Curves for  $\mu$ A723**  
**Load Regulation Characteristics**  
**With Current-Limiting**



**Current-Limiting Characteristics**




**Standby Current Drain vs Input Voltage**




**Typical Performance Curves for  $\mu$ A723C**


**Maximum Load Current vs Input/Output Voltage Differential**




**Load Regulation Characteristics Without Current-Limiting**




**Current-Limiting Characteristics**




**Maximum Load Current vs Input/Output Voltage Differential**



**Load Regulation Characteristics With Current-Limiting**




**Standby Current Drain vs Input Voltage**



## Typical Applications

**Figure 1 Basic Low Voltage Regulator**  
( $V_O = 2.0 \text{ V}$  to  $7.0 \text{ V}$ )




### Typical Performance

Regulated Output Voltage	+ 5.0 V
Line Regulation ( $\Delta V_I = 3.0 \text{ V}$ )	0.5 mV
Load Regulation ( $\Delta I_L = 50 \text{ mA}$ )	1.5 mV

$$R_3 = \frac{R_1 R_2}{R_1 + R_2} \text{ for minimum temperature drift.}$$

**Figure 3 Negative Voltage Regulator** (Note 1)




### Typical Performance

Regulated Output Voltage	- 15 V
Line Regulation ( $\Delta V_I = 3.0 \text{ V}$ )	1 mV
Load Regulation ( $\Delta I_L = 100 \text{ mA}$ )	2 mV

### Note

1. For metal can applications where  $V_Z$  is required, an external 6.2 V Zener diode should be connected in series with  $V_O$ .

**Figure 2 Basic High Voltage Regulator**  
( $V_O = 7.0 \text{ V}$  to  $37 \text{ V}$ )




### Typical Performance

Regulated Output Voltage	+ 15 V
Line Regulation ( $\Delta V_I = 3.0 \text{ V}$ )	1.5 mV
Load Regulation ( $\Delta I_L = 50 \text{ mA}$ )	4.5 mV

$$R_3 = \frac{R_1 R_2}{R_1 + R_2} \text{ for minimum temperature drift.}$$

$R_3$  may be eliminated for minimum component count.

**Figure 4 Positive Voltage Regulator** (External NPN Pass Transistor)




### Typical Performance

Regulated Output Voltage	+ 15 V
Line Regulation ( $\Delta V_I = 3.0 \text{ V}$ )	1.5 mV
Load Regulation ( $\Delta I_L = 1.0 \text{ A}$ )	15 mV

**Typical Applications (Cont.)**

**Figure 5 Positive Voltage Regulator (External PNP Pass Transistor)**




CR03110F

**Typical Performance**

Regulated Output Voltage	+5.0 V
Line Regulation ( $\Delta V_I = 3.0$ V)	0.5 mV
Load Regulation ( $\Delta I_L = 1.0$ A)	5.0 mV

**Figure 7 Remote Shutdown Regulator with Current-Limiting (Note 1)**



CR03131F


**Typical Performance**

Regulated Output Voltage	+5.0 V
Line Regulation ( $\Delta V_I = 3.0$ V)	0.5 mV
Load Regulation ( $\Delta I_L = 50$ mA)	1.5 mV

**Note**

1. Current limit transistor may be used for shutdown if current limiting is not required. Add diode if  $V_O > 10$  V.

**Figure 6 Foldback Current-Limiting**




CR03120F

**Typical Performance**

Regulated Output Voltage	+5.0 V
Line Regulation ( $\Delta V_I = 3.0$ V)	0.5 mV
Load Regulation ( $\Delta I_L = 10$ mA)	1.0 mV
Short Circuit Current	20 mA

**Figure 8 Output Voltage Adjust**



CR03140F

# $\mu$ A78G • $\mu$ A79G

## 4-Terminal Adjustable Voltage Regulators

Linear Division Voltage Regulators


**Description**

The  $\mu$ A78G and  $\mu$ A79G are 4-terminal adjustable voltage regulators. They are designed to deliver continuous load currents of up to 1.0 A with a maximum input voltage of +40 V for the positive regulator  $\mu$ A78G and -40 V for the negative regulator  $\mu$ A79G. Output current capability can be increased to greater than 1.0 A through use of one or more external transistors. The output voltage range of the  $\mu$ A78G positive voltage regulator is +5 V to +30 V and the output voltage range of the negative  $\mu$ A79G is -30 V to -2.2 V. For systems requiring both a positive and negative, the  $\mu$ A78G and  $\mu$ A79G are excellent for use as a dual tracking regulator with appropriate external circuitry. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- Output Current In Excess Of 1 A
- $\mu$ A78G Positive Output +5 To +30 V
- $\mu$ A79G Negative Output -30 To -2.2 V
- Internal Thermal Overload Protection
- Internal Short Circuit Protection
- Output Transistor Safe-Area Protection

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	0°C to 150°C
Lead Temperature (soldering, 10 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
$\mu$ A78G	+40 V
$\mu$ A79G	-40 V
Control Lead Voltage	
$\mu$ A78G	0 V $\leq$ V+ $\leq$ V <sub>O</sub>
$\mu$ A79G	V <sub>O</sub> - $\leq$ V- $\leq$ 0 V

**Connection Diagram****4-Lead TO-202 Package  
(Top View)**


CD00151F

6

Heat sink tabs connected to common through device substrate.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78GU1C	8Z	Power Watt

**Connection Diagram  
4-Lead TO-202 Package  
(Top View)**


CD00161F

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

**Order Information**


Device Code	Package Code	Package Description
$\mu$ A79GU1C	8Z	Power Watt

## $\mu$ A78G Equivalent Circuit



BD00530F

## $\mu$ A79G Equivalent Circuit (Note 1)



EQ00870F

### Note

1. All Resistor values in ohms

# $\mu$ A78G • $\mu$ A79G

## $\mu$ A78G

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  
Test Circuit 1, unless otherwise specified.

Symbol	Characteristic	Condition <sup>1,3</sup>		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range	$T_J = 25^\circ\text{C}$		7.5		40	V
$V_{OR}$	Output Voltage Range	$V_I = V_O + 5.0 \text{ V}$		5.0		30	V
$V_O$	Output Voltage Tolerance	$V_O + 3.0 \text{ V} \leq V_I \leq V_O + 15 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $P_D \leq 15 \text{ W}$ , $V_{I_{max}} = 38 \text{ V}$		$T_J = 25^\circ\text{C}$		4.0	% $V_O$
$V_O$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$ , $V_O \leq 10 \text{ V}$ $(V_O + 2.5 \text{ V}) \leq V_I \leq (V_O + 20 \text{ V})$				5.0	
$V_O$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$ , $V_I = V_O + 5.0 \text{ V}$	$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$ $5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$			1.0	% $V_O$
$I_C$	Control Lead Current	$T_J = 25^\circ\text{C}$			1.0	5.0	
						8.0	
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			3.2	6.0	mA
						7.0	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$8.0 \text{ V} \leq V_I \leq 18 \text{ V}$ , $f = 2400 \text{ Hz}$ $V_O = 5.0 \text{ V}$ , $I_C = 350 \text{ mA}$		68	78		dB
$N_O$	Noise	$T_J = 25^\circ\text{C}$ , $10 \text{ Hz} < f < 100 \text{ kHz}$ , $V_O = 5.0 \text{ V}$ , $I_O = 5.0 \text{ mA}$			8.0	40	$\mu\text{V}/V_O$
$V_{DO}$	Dropout Voltage <sup>2</sup>				2.0	2.5	V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = 30 \text{ V}$			.750	1.2	A
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$		1.3	2.2	3.3	A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$V_O = 5.0 \text{ V}$ , $I_O = 5.0 \text{ mA}$	$T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$			0.4	$\text{mV}/^\circ\text{C}/V_O$
			$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$			0.3	
$V_C$	Control Lead Voltage (Reference)	$T_J = 25^\circ\text{C}$		4.8	5.0	5.2	V
				4.75		5.25	

### Notes

- $V_O$  is defined for the  $\mu$ A78G as  $V_O = \frac{R_1 + R_2}{R_1 + R_2}(5.0)$ ;  
the  $\mu$ A79G as  $V_O = \frac{R_2}{R_1 + R_2}(-2.23)$ .
- Dropout Voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_w \leq 10 \text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

# $\mu$ A78G • $\mu$ A79G

## $\mu$ A79G

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  for  $\mu$ A79G,  $V_I = -10\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ ,  
Test Circuit 2 and Note 3, unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range	$T_J = 25^\circ\text{C}$		-40		-7.0	V
$V_{OR}$	Nominal Output Voltage Range	$V_I = V_O - 5.0\text{ V}$		-30		-2.23	V
$V_O$	Output Voltage Tolerance	$V_O - 15\text{ V} \leq V_I \leq V_O - 3.0\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P_D \leq 15\text{ W}$ , $V_I$ Max = -3.8 V	$T_J = 25^\circ\text{C}$			4.0	% $V_O$
$V_O$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$ , $V_O \geq -10\text{ V}$ ( $V_O - 20\text{ V}$ ) $\leq V_I \leq (V_O - 2.5\text{ V})$				1.0	% $V_O$
$V_O$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$ , $V_I = V_O - 5.0\text{ V}$	$250\text{ mA} \leq I_O \leq 750\text{ mA}$ $5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$			1.0	% $V_O$
$I_C$	Control Lead Current	$T_J = 25^\circ\text{C}$			0.4	2.0	$\mu\text{A}$
						3.0	
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			0.5	2.5	mA
						3.0	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_O = -8.0\text{ V}$ , $V_I = -13\text{ V}$ , $f = 2400\text{ Hz}$ , $I_C = 350\text{ mA}$		50	60		dB
$N_O$	Noise	$T_J = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$ , $V_O = -8.0\text{ V}$ , $I_O = 5.0\text{ mA}$			25	80	$\mu\text{V}/V_O$
$V_{DO}$	Dropout Voltage <sup>2</sup>				1.1	2.3	V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = -30\text{ V}$			0.25	1.2	A
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$		1.3	2.1	3.3	A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$V_O = -5.0\text{ V}$ , $I_O = 5.0\text{ mA}$	$T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$			0.3	$\text{mV}/^\circ\text{C}/V_O$
			$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$			0.3	
$V_C$	Control Lead Voltage (Reference)	$T_J = 25^\circ\text{C}$		-2.32	-2.23	-2.14	V
				-2.35		-2.11	

### Notes

1.  $V_O$  is defined for the  $\mu$ A78G as  $V_O = \frac{R_1 + R_2}{R_2}(5.0)$ ;  
the  $\mu$ A79G as  $V_O = \frac{R_1 + R_2}{R_2}(-2.23)$ .

2. Dropout voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.


3. The convention for negative regulators is the algebraic value, thus -15 V is less than -10 V.

4. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ).


Output voltage changes due to changes in internal temperature must be taken into account separately.

### Typical Performance Curves for $\mu$ A78G


Peak Output Current vs  
Input/Output Differential Voltage




Quiescent Current vs  
Input Voltage




Control Current vs  
Junction Temperature




Differential Control Voltage vs  
Input Voltage




Differential Control Voltage vs  
Output Current




Ripple Rejection vs  
Output Voltage




Dropout Voltage vs  
Junction Temperature vs Frequency



Load Transient Response




Ripple Rejection vs Frequency




**Typical Performance Curves for  $\mu$ A79G**


**Line Transient Response  
for  $\mu$ A78G**




**Peak Output Current vs  
Input/Output Differential Voltage**




**Quiescent Current vs  
Input Voltage**




**Control Current vs  
Junction Temperature**




**Differential Control Voltage vs  
Input Voltage**




**Differential Control Voltage vs  
Output Current**




**Ripple Rejection vs  
Output Voltage**



**Dropout Voltage vs  
Junction Temperature**




**Ripple Rejection vs Frequency**




### Typical Performance Curves for μA79G (Cont.)

#### Load Transient Response




#### Line Transient Response



### Test Circuits


#### μA78G Test Circuit 1



$$V_O = \left( \frac{R_1 + R_2}{R_2} \right) V_{\text{CONT}}$$

$V_{\text{CONT}} \text{ Nominal} = 5.0 \text{ V}$

#### μA79G Test Circuit 2



$$V_O = \left( \frac{R_1 + R_2}{R_2} \right) V_{\text{CONT}}$$

$V_{\text{CONT}} \text{ Nominal} = -2.23 \text{ V}$

Recommended R2 current  $\approx 1.0 \text{ mA}$

$\therefore R_2 = 5.0 \text{ k}\Omega \text{ } (\mu\text{A78G})$

$R_2 = 2.2 \text{ k}\Omega \text{ } (\mu\text{A79G})$

#### Design Considerations

The μA78G and μA79G Adjustable Voltage Regulators have an output voltage which varies from  $V_{\text{CONT}}$  to typically

$$V_I - 2.0 \text{ V by } V_O = V_{\text{CONT}} \frac{R_1 + R_2}{R_2}$$

The nominal reference in the μA78G is 5.0 V and μA79G is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make  $R_2 = 5.0 \text{ k}\Omega$  in the μA78G. Then, the output voltage is;  $V_O = (R_1 + R_2) V$ , where  $R_1$  and  $R_2$  are in kΩs.

Example: If  $R_2 = 5.0 \text{ k}\Omega$  and  $R_1 = 10 \text{ k}\Omega$  then  $V_O = 15 \text{ V}$  nominal, for the μA78G  
 $R_2 = 2.2 \text{ k}\Omega$  and  $R_1 = 12.8 \text{ k}\Omega$  then  $V_O = -15.2 \text{ V}$  nominal, for the μA79G

By proper wiring of the feedback resistors, load regulation of the device can be improved significantly.

Both μA78G and μA79G regulators have thermal overload protection from excessive power, internal short circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ °C/W	Max °C/W	Typ °C/W	Max °C/W
Power Watt	$\theta_{JC}$	$\theta_{JC}$	$\theta_{JA}$	$\theta_{JA}$
	7.5	11	75	80

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or}$$

$$= \frac{T_J \text{ Max} - T_A}{\theta_{JA}} \text{ (without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or}$$

$$= T_A + P_D\theta_{JA} \text{ (without heat sink)}$$

Where:


- $T_J$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JA}$  = Junction to ambient thermal resistance
- $\theta_{JC}$  = Junction to case thermal resistance
- $\theta_{CA}$  = Case to ambient thermal resistance
- $\theta_{CS}$  = Case to heat sink resistance
- $\theta_{SA}$  = Heat sink to ambient thermal resistance

### $\mu$ A78G and $\mu$ A79G

#### Power Tab (U1) Package

#### Worst Case Power Dissipation vs


#### Ambient Temperature



### Typical Applications For $\mu$ A78G (Note 1)

Bypassing of the input and output ( $0.33 \mu\text{F}$  and  $0.1 \mu\text{F}$ , respectively) is necessary.


#### Basic Positive Regulator



$$V_O = V_{CONT} \left( \frac{R_1 + R_2}{R_2} \right)$$

CR05670F

#### Positive 5.0 V to 30 V Adjustable Regulator




CR05680F

#### Note


1. All resistor values in ohms.

**Typical Applications For μA78G (Note 1) (Cont.)**


**Positive 5.0 V to 30 V Adjustable Regulator  
( $I_O > 5.0$  A) (Note 2)**




**Positive High Current, Short Circuit Protected Regulator**



**Positive High Current Short Circuit, Protected Regulator**



**± 10 V, 1.0 A Dual Tracking Regulator (Note 3)**



**Notes**

1. All resistor values in ohms.
2. External series pass device is not short circuit protected.
3. If load is not ground referenced, connect reverse biased diodes from outputs to ground.

# $\mu$ A78L00 Series

## 3-terminal positive voltage regulators

Linear Division Voltage Regulators

**Description**

The  $\mu$ A78L00 series of 3-terminal positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting and thermal shutdown, making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 100 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power pass elements to make high current voltage regulators. The  $\mu$ A78L00 used as a Zener diode/resistor combination replacement, offers an effective output impedance improvement of typically two orders of magnitude, along with lower quiescent current and lower noise.


- Output Current Up To 100 mA
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Available In JEDEC TO-92
- Output Voltages Of 5.0 V, 6.2 V, 8.2 V, 9.0 V, 12 V, 15 V
- Output Voltage Tolerances Of  $\pm 5\%$  Over The Temperature Range

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	
Industrial ( $\mu$ A78L00V)	-40°C to +125°C
Commercial ( $\mu$ A78L00C)	0°C to +125°C
Lead Temperature	
TO-92 Package/SO-8 (soldering, 10 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
5.0 V to 15 V	35 V

**Connection Diagram**

TO-92 Package  
(Top View)




CD00141F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78L05AWV	EI	Molded
$\mu$ A78L09AWV	EI	Molded
$\mu$ A78L12AWV	EI	Molded
$\mu$ A78L15AWV	EI	Molded
$\mu$ A78L62AWV	EI	Molded
$\mu$ A78L82AWV	EI	Molded
$\mu$ A78L05AWC	EI	Molded
$\mu$ A78L09AWC	EI	Molded
$\mu$ A78L12AWC	EI	Molded
$\mu$ A78L15AWC	EI	Molded
$\mu$ A78L62AWC	EI	Molded
$\mu$ A78L82AWC	EI	Molded

**Connection Diagram**

SO-8 Package  
(Top View)




CD01410F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78L05ASC	KC	Molded Surface Mount

**Equivalent Circuit**



**μA78L05AC<sup>3</sup>**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_{\text{A}} \leq 125^{\circ}\text{C}$ ,  $V_{\text{I}} = 10 \text{ V}$ ,  $I_{\text{O}} = 40 \text{ mA}$ ,  $C_{\text{i}} = 0.33 \mu\text{F}$ ,  $C_{\text{o}} = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{\text{O}}$	Output Voltage	$T_{\text{J}} = 25^{\circ}\text{C}$		4.8	5.0	5.2	V
$V_{\text{R LINE}}$	Line Regulation	$T_{\text{J}} = 25^{\circ}\text{C}$	$7.0 \text{ V} \leq V_{\text{I}} \leq 20 \text{ V}$		55	150	mV
			$8.0 \text{ V} \leq V_{\text{I}} \leq 20 \text{ V}$		45	100	
$V_{\text{R LOAD}}$	Load Regulation	$T_{\text{J}} = 25^{\circ}\text{C}$	$1.0 \text{ mA} \leq I_{\text{O}} \leq 100 \text{ V}$		11	60	mV
			$1.0 \text{ mA} \leq I_{\text{O}} \leq 40 \text{ mA}$		5.0	30	
$V_{\text{O}}$	Output Voltage <sup>2</sup>	$7.0 \text{ V} \leq V_{\text{I}} \leq 20 \text{ V}$	$1.0 \text{ mA} \leq I_{\text{O}} \leq 40 \text{ mA}$	4.75		5.25	V
		$7.0 \text{ V} \leq V_{\text{I}} \leq V_{\text{Max}}$	$1.0 \text{ mA} \leq I_{\text{O}} \leq 70 \text{ mA}$	4.75		5.25	
$I_{\text{Q}}$	Quiescent Current				2.0	5.5	mA
$\Delta I_{\text{Q}}$	Quiescent Current Change	with line	$8.0 \text{ V} \leq V_{\text{I}} \leq 20 \text{ V}$			1.5	mA
		with load	$1.0 \text{ mA} \leq I_{\text{O}} \leq 40 \text{ mA}$			0.1	
$N_{\text{O}}$	Noise	$T_{\text{A}} = 25^{\circ}\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			40		μV
$\Delta V_{\text{I}}/\Delta V_{\text{O}}$	Ripple Rejection	$f = 120 \text{ Hz}, 8.0 \text{ V} \leq V_{\text{I}} \leq 18 \text{ V}, T_{\text{J}} = 25^{\circ}\text{C}$		41	49		dB
$V_{\text{DO}}$	Dropout Voltage	$T_{\text{J}} = 25^{\circ}\text{C}$			1.7		V

## μA78L00 Series

### μA78L05AC<sup>3</sup> (Cont.)

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 10\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{pk}/I_{os}$	Peak Output/Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$		140		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		-0.65		mV/°C

### μA78L62AC<sup>3</sup>

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 12\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		5.95	6.2	6.45	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	8.5 V $\leq V_I \leq 20\text{ V}$		65	175	mV
			9.0 V $\leq V_I \leq 20\text{ V}$		55	125	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	1.0 mA $\leq I_O \leq 100\text{ mA}$		13	80	mV
			1.0 mA $\leq I_O \leq 40\text{ mA}$		6.0	40	
$V_O$	Output Voltage <sup>2</sup>	8.5 V $\leq V_I \leq 20\text{ V}$	1.0 mA $\leq I_O \leq 40\text{ mA}$	5.90		6.5	V
		8.5 V $\leq V_I \leq V_{Max}$	1.0 mA $\leq I_O \leq 70\text{ mA}$	5.90		6.5	
$I_Q$	Quiescent Current				2.0	5.5	mA
$\Delta I_Q$	Quiescent Current Change	with line	8.0 V $\leq V_I \leq 20\text{ V}$			1.5	mA
		with load	1.0 mA $\leq I_O \leq 40\text{ mA}$			0.1	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			50		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 120\text{ Hz}$ , 10 V $\leq V_I \leq 20\text{ V}$ , $T_J = 25^{\circ}\text{C}$		40	46		dB
$V_{DO}$	Dropout Voltage	$T_J = 25^{\circ}\text{C}$			1.7		V
$I_{pk}/I_{os}$	Peak Output/Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$		140			mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		-0.75			mV/°C

### μA78L82AC<sup>3</sup>

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 14\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		7.87	8.2	8.53	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	11 V $\leq V_I \leq 23\text{ V}$		80	175	mV
			12 V $\leq V_I \leq 23\text{ V}$		70	125	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	1.0 mA $\leq I_O \leq 100\text{ mA}$		15	80	mV
			1.0 mA $\leq I_O \leq 40\text{ mA}$		8.0	40	

## $\mu$ A78L00 Series

### $\mu$ A78L82AC<sup>3</sup> (Cont.)

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 14 \text{ V}$ ,  $I_O = 40 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic		Condition		Min	Typ	Max	Unit
$V_O$	Output Voltage <sup>2</sup>		11 V $\leq V_I \leq 23 \text{ V}$	1.0 mA $\leq I_O \leq 40 \text{ mA}$	7.8		8.5	V
			11 V $\leq V_I \leq V_{\text{Max}}$	1.0 mA $\leq I_O \leq 70 \text{ mA}$	7.8		8.6	
$I_Q$	Quiescent Current					2.1	5.5	mA
$\Delta I_Q$	Quiescent Current Change	with line	12 V $\leq V_I \leq 23 \text{ V}$				1.5	mA
		with load	1.0 mA $\leq I_O \leq 40 \text{ mA}$				0.1	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			60		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 120 \text{ Hz}$ , 12 V $\leq V_I \leq 22 \text{ V}$ , $T_J = 25^\circ\text{C}$		39	45		dB
$V_{\text{DO}}$	Dropout Voltage		$T_J = 25^\circ\text{C}$			1.7		V
$I_{\text{pk}} / I_{\text{OS}}$	Peak Output/Output Short Circuit Current		$T_J = 25^\circ\text{C}$			140		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			-0.8		mV/°C

### $\mu$ A78L09AC<sup>3</sup>

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 15 \text{ V}$ ,  $I_O = 40 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic		Condition		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		8.64	9.0	9.36	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	11.5 V $\leq V_I \leq 24 \text{ V}$		90	200	mV
				13 V $\leq V_I \leq 24 \text{ V}$		100	150	
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	1.0 mA $\leq I_O \leq 100 \text{ mA}$		20	90	mV
				1.0 mA $\leq I_O \leq 40 \text{ mA}$		10	45	
$V_O$	Output Voltage <sup>2</sup>		11.5 V $\leq V_I \leq 24 \text{ V}$	1.0 mA $\leq I_O \leq 40 \text{ mA}$	8.55		9.45	V
			11.5 V $\leq V_I \leq V_{\text{Max}}$	1.0 mA $\leq I_O \leq 70 \text{ mA}$	8.55		9.45	
$I_Q$	Quiescent Current					2.1	5.5	mA
$\Delta I_Q$	Quiescent Current Change	with line	11.5 V $\leq V_I \leq 24 \text{ V}$				1.5	mA
		with load	1.0 mA $\leq I_O \leq 40 \text{ mA}$				0.1	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			70		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 120 \text{ Hz}$ , 15 V $\leq V_I \leq 25 \text{ V}$ , $T_J = 25^\circ\text{C}$		38	44		dB
$V_{\text{DO}}$	Dropout Voltage		$T_J = 25^\circ\text{C}$			1.7		V
$I_{\text{pk}} / I_{\text{OS}}$	Peak Output/Output Short Circuit Current		$T_J = 25^\circ\text{C}$			140		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			-0.9		mV/°C

## ***μA78L00 Series***

### ***μA78L12AC<sup>3</sup>***

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>

<b>Symbol</b>	<b>Characteristic</b>		<b>Condition</b>		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		11.5	12	12.5	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	14.5 V $\leq V_I \leq 27\text{ V}$		120	250	mV
		16 V $\leq V_I \leq 27\text{ V}$			100	200		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	1.0 mA $\leq I_O \leq 100\text{ mA}$		20	100	mV
		1.0 mA $\leq I_O \leq 40\text{ mA}$			10	50		
$V_O$	Output Voltage <sup>2</sup>		14.5 V $\leq V_I \leq 27\text{ V}$	1.0 mA $\leq I_O \leq 40\text{ mA}$	11.4		12.6	V
		14.5 V $\leq V_I \leq V_{\text{Max}}$	1.0 mA $\leq I_O \leq 70\text{ mA}$	11.4		12.6		
$I_Q$	Quiescent Current					2.1	5.5	mA
$\Delta I_Q$	Quiescent Current Change	with line	16 V $\leq V_I \leq 27\text{ V}$				1.5	mA
		with load	1.0 mA $\leq I_O \leq 40\text{ mA}$				0.1	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			80		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 120\text{ Hz}$ , 15 V $\leq V_I \leq 25\text{ V}$ , $T_J = 25^{\circ}\text{C}$		37	42		dB
$V_{DO}$	Dropout Voltage		$T_J = 25^{\circ}\text{C}$			1.7		V
$I_{pk}/I_{os}$	Peak Output/Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$			140		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$			-1.0		mV/ $^{\circ}\text{C}$

### ***μA78L15AC<sup>3</sup>***

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>

<b>Symbol</b>	<b>Characteristic</b>		<b>Condition</b>		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		14.4	15	15.6	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	17.5 V $\leq V_I \leq 30\text{ V}$		130	300	mV
		20 V $\leq V_I \leq 30\text{ V}$			110	250		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	1.0 mA $\leq I_O \leq 100\text{ mA}$		25	150	mV
		1.0 mA $\leq I_O \leq 40\text{ mA}$			12	75		
$V_O$	Output Voltage <sup>2</sup>		17.5 V $\leq V_I \leq 30\text{ V}$	1.0 mA $\leq I_O \leq 40\text{ mA}$	14.25		15.75	V
		17.5 V $\leq V_I \leq V_{\text{Max}}$	1.0 mA $\leq I_O \leq 70\text{ mA}$	14.25		15.75		
$I_Q$	Quiescent Current					2.2	5.5	mA
$\Delta I_Q$	Quiescent Current Change	with line	20 V $\leq V_I \leq 30\text{ V}$				1.5	mA
		with load	1.0 mA $\leq I_O \leq 40\text{ mA}$				0.1	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			90		$\mu\text{V}$

**$\mu$ A78L15AC<sup>3</sup> (Cont.)**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 40\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1</sup>


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 120\text{ Hz}$ , $18.5\text{ V} \leq V_I \leq 28.5\text{ V}$ , $T_J = 25^\circ\text{C}$	34	39		dB
$V_{DO}$	Dropout Voltage	$T_J = 25^\circ\text{C}$		1.7		V
$I_{pk}/I_{OS}$	Peak Output/Output Short Circuit Current	$T_J = 25^\circ\text{C}$		140		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		-1.3		mV/°C

**Notes**

1. The maximum steady state usable output current and input voltage are very dependent on the heat sinking and/or lead length of the package. The data above represent pulse test conditions with junction temperatures as indicated at the initiation of tests.
2. Power Dissipation  $\leq .75\text{ W}$ .
3. Industrial Grade product is guaranteed to have output voltage tolerances less than  $\pm 8\%$  at  $-40^\circ\text{C}$ .


**Typical Performance Curves**

**Worst Case Power Dissipation vs Ambient Temperature (TO-92)**




PC01471F

**Dropout Voltage vs Junction Temperature**



PC00650F

**Dropout Characteristics**



PC01431F


**Note**

Other  $\mu$ A78L00 Series devices have similar curves.

# $\mu$ A78L00 Series


## Typical Performance Curves (Cont.)

### Quiescent Current vs Input Voltage




PC09864F

### Quiescent Current vs Temperature




PC098660F

### Ripple Rejection vs Frequency




PC01441F

### Line Transient Response



PC01451F

### Load Transient Response



PC01461F

### Design Considerations

The  $\mu$ A78L series regulators have thermal overload protection from excessive power, internal short-circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature ( $125^{\circ}\text{C}$ ) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$	Max $\theta_{JC}$	Typ $\theta_{JA}$	Max $\theta_{JA}$
TO-92			160	160

### Thermal Considerations

The TO-92 molded package manufactured by Fairchild is capable of unusually high power dissipation due to the lead frame design. However, its thermal capabilities are generally overlooked because of a lack of understanding of the thermal paths from the semiconductor junction to ambient temperature. While thermal resistance is normally specified for the device mounted 1 cm above an infinite heat sink, very little has been mentioned of the options available to improve on the conservatively rated thermal capability.

An explanation of the thermal paths of the TO-92 will allow the designer to determine the thermal stress he is applying in any given application.

### The TO-92 Package

The TO-92 package thermal paths are complex. In addition to the path through the molding compound to ambient temperature, there is another path through the leads, in parallel with the case path, to ambient temperature, as shown in Figure 1.


The total thermal resistance in this model is then:

$$\theta_{JA} = \frac{(\theta_{JC} + \theta_{CA})(\theta_{JL} + \theta_{LA})}{\theta_{JC} + \theta_{CA} + \theta_{JL} + \theta_{LA}} \quad (1)$$

Where:

- $\theta_{JC}$  = thermal resistance of the case between the regulator die and a point on the case directly above the die location.
- $\theta_{CA}$  = thermal resistance between the case and air at ambient temperature.
- $\theta_{JL}$  = thermal resistance from regulator die through the input lead to a point 1/16 inch below the regulator case.
- $\theta_{LA}$  = total thermal resistance of the input/output ground leads to ambient temperature.
- $\theta_{JA}$  = junction to ambient thermal resistance.

**Figure 1 TO-92 Thermal Equivalent Circuit**



### Methods of Heat Sinking

With two external thermal resistances in each leg of a parallel network available to the circuit designer as variables, he can choose the method of heat sinking most applicable to his particular situation. To demonstrate, consider the effect of placing a small 72°C/W flag type heat sink, such as the Staver F1-7D-2, on the  $\mu$ A78LXX mold-

ed case. The heat sink effectively replaces the  $\theta_{CA}$  (Figure 2) and the new thermal resistance,  $\theta'_{JA}$ , equals 145°C/W (assuming 0.125 inch lead length).


The net change of 15°C/W increases the allowable power dissipation to 0.86 W with a minimal inserted cost. A still further decrease in  $\theta_{JA}$  could be achieved by using a heat sink rated at 46°C/W, such as the Staver FS-7A. Also, if the case sinking does not provide an adequate reduction in total  $\theta_{JA}$ , the other external thermal resistance,  $\theta_{LA}$ , may be reduced by shortening the lead length from package base to mounting medium. However, one point must be kept in mind. The lead thermal path includes a thermal resistance,  $\theta_{SA}$ , from the leads at the mounting point to ambient, that is, the mounting medium.  $\theta_{LA}$  is then equal to  $\theta_{LS} + \theta_{SA}$ . The new model is shown in Figure 2.

In the case of a socket,  $\theta_{SA}$  could be as high as 270°C/W, thus causing a net increase in  $\theta_{JA}$  and a consequent decrease in the maximum dissipation capability. Shortening the lead length may return the net  $\theta_{JA}$  to the original value, but lead sinking would not be accomplished.



In those cases where the regulator is inserted into a copper clad printed circuit board, it is advantageous to have a maximum area of copper at the entry points of the leads. While it would be desirable to rigorously define the effect of PC board copper, the real world variables are too great to allow anything more than a few general observations.

The best analogy for PC board copper is to compare it with parallel resistors. Beyond some point, additional resistors are not significantly effective; beyond some point, additional copper area is not effective.

**Figure 2 TO-92 Thermal Equivalent Circuit  
(Lead at Other Than Ambient Temperature)**



## High Dissipation Applications



When it is necessary to operate a  $\mu$ A78L00 regulator with a large input/output differential voltage, the addition of series resistor R1 will extend the output current range of the device by sharing the total power dissipation between R1 and the regulator.

$$R1 = \frac{V_{I\ Min} - V_O - 2.0\ V}{I_{L\ Max} + I_Q} \quad (3)$$

where:

$I_Q$  is the regulator quiescent current.

Regulator power dissipation at maximum input voltage and maximum load current is now

$$P_{D\ Max} = (V_I - V_O) I_{L\ Max} + V_I I_Q \quad (4)$$

where:

$$V_I = V_{I\ Max} - (I_{L\ Max} + I_Q) R1$$

The presence of R1 will affect load regulation according to the equation:

$$\begin{aligned} \text{Load regulation (at constant } V_I) \\ = & \text{load regulation (at constant } V_I) \\ & + \text{line regulation (mV per V)} \\ & \times (R1) \times (\Delta I_L). \end{aligned} \quad (5)$$

As an example, consider a 15 V regulator with a supply voltage of  $30 \pm 5.0$  V, required to supply a maximum load current of 30 mA.  $I_Q$  is 4.3 mA, and minimum load current is to be 10 mA.

$$R1 = \frac{25 - 15 - 2}{30 + 4.3} = \frac{8}{34.3} \cong 240 \Omega \quad (6)$$


$$V_I = 35 - (30 + 4.3) \cdot 0.24 = 35 - 8.2 = 26.8 \text{ V}$$

$$\begin{aligned} P_{D\ Max} &= (26.8 - 15) \cdot 30 + 26.8 \cdot (4.3) \\ &= 354 + 115 \\ &= 470 \text{ mW, which permit operation up to } 70^\circ\text{C} \\ &\text{in most applications.} \end{aligned}$$

Line regulation of this circuit is typically 110 mV for an input range of 25–35 V at a constant load current; i.e. 11 mV/V.

$$\begin{aligned} \text{Load regulation} &= \text{constant } V_I \text{ load regulation} \quad (7) \\ &\text{(typically 10 mV, 10–30 mA } I_L) \\ &+ (11 \text{ mV/V}) \times 0.24 \times 20 \text{ mA} \\ &\text{(typically 53 mV)} \\ &= 63 \text{ mV for a load current change of} \\ &20 \text{ mA at a constant } V_I \text{ of } 30 \text{ V.} \end{aligned}$$

## Typical Applications



AF00051F

### Notes

1. To specify an output voltage, substitute voltage value for "00".
2. Bypass capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.

# $\mu$ A78MG • $\mu$ A79MG

## 4-Terminal Adjustable Voltage Regulators

Linear Division Voltage Regulators


**Description**

The  $\mu$ A78MG and  $\mu$ A79MG are 4-terminal adjustable voltage regulators. They are designed to deliver continuous load currents of up to 500 mA with a maximum input voltage of +40 V for the positive regulator  $\mu$ A78MG and -40 V for the negative regulator  $\mu$ A79MG. Output current capability can be increased to greater than 10 A through use of one or more external transistors. The output voltage range of the  $\mu$ A78MG positive voltage regulator is 5.0 V to 30 V and the output voltage range of the negative  $\mu$ A79MG is -30 to -2.2 V. For systems requiring both a positive and negative, the  $\mu$ A78MG and  $\mu$ A79MG are excellent for use as a dual tracking regulator. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- Output Current In Excess Of 0.5 A
- $\mu$ A78MG Positive Output Voltage +5.0 To +30 V
- $\mu$ A79MG Negative Output Voltage -30 V To -2.2 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Protection
- Output Transistor Safe-Area Protection

**Absolute Maximum Ratings**


Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	0°C to 150°C
Lead Temperature (soldering, 10 s)	265°C
Internal Power Dissipation	Internally Limited
Input Voltage	
$\mu$ A78MGC	+40 V
$\mu$ A79MGC	-40 V
Control Lead Voltage	
$\mu$ A78MGC	0 V $\leq$ V+ $\leq$ V <sub>O</sub>
$\mu$ A79MGC	V <sub>O</sub> - $\leq$ -V $\leq$ 0 V

**Connection Diagram** **$\mu$ A78MG Power Watt  
(Top View)**

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78MGU1C	8Z	Molded Power Pack


**Connection Diagram** **$\mu$ A79MG Power Watt  
(Top View)**

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A79MGU1C	8Z	Molded Power Pack

## $\mu$ A78MG Equivalent Circuit



## $\mu$ A79MG Equivalent Circuit (Note 1)



### Note

1. Resistor values in  $\Omega$  unless otherwise noted.

**$\mu$ A78MGC**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  for  $\mu$ A78MGC,  $V_I = 10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , Test Circuit 1, unless otherwise specified.

Symbol	Characteristic	Condition <sup>1,3</sup>		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range	$T_J = 25^\circ\text{C}$		7.5		40	V
$V_{OR}$	Output Voltage Range	$V_I = V_O + 5.0 \text{ V}$		5.0		30	V
$V_O$	Output Voltage Tolerance	$V_O + 3.0 \text{ V} \leq V_I \leq V_O + 15 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$ , $P_D \leq 5.0 \text{ W}$ , $V_I \text{ Max} = 38 \text{ V}$	$T_J = 25^\circ\text{C}$			4.0	%( $V_O$ )
						5.0	
$V_O$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$ , $I_O = 200 \text{ mA}$ , $V_O \leq 10 \text{ V}$ , $(V_O + 2.5 \text{ V}) \leq V_I \leq (V_O + 20 \text{ V})$ , $T_J = 25^\circ\text{C}$ , $I_O = 200 \text{ mA}$ , $V_O \geq 10 \text{ V}$				1.0	%( $V_O$ )
$V_O$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$ , $5.0 \text{ mA} \leq I_O \leq 500 \text{ mA}$ , $V_I = V_O + 7.0 \text{ V}$				1.0	%( $V_O$ )
$I_C$	Control Lead Current	$T_J = 25^\circ\text{C}$			1.0	6.0	$\mu\text{A}$
						7.0	
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			2.8	5.0	$\text{mA}$
						6.0	
RR	Ripple Rejection	$I_O = 125 \text{ mA}$ , $8.0 \text{ V} \leq V_I \leq 18 \text{ V}$ , $V_O = 5.0 \text{ V}$ , $f = 2400 \text{ Hz}$		62	80		dB
$N_O$	Output Noise Voltage	$10 \text{ Hz} \leq f \leq 100 \text{ kHz}$ , $V_O = 5.0 \text{ V}$			8	40	$\mu\text{V}/V_O$
$V_{DO}$	Dropout Voltage <sup>2</sup>				2	2.5	V
$I_{OS}$	Short Circuit Current	$V_I = 35 \text{ V}$ , $T_J = 25^\circ\text{C}$				600	mA
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$		0.4	0.8	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$V_O = 5.0 \text{ V}$ , $I_O = 5.0 \text{ mA}$	$T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$			0.4	$\text{mV}/^\circ\text{C}/V_O$
			$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$			0.3	
$V_C$	Control Lead Voltage (Reference)	$T_J = 25^\circ\text{C}$		4.8	5.0	5.2	V
				4.75		5.25	

## **$\mu$ A78MG • $\mu$ A79MG**

### **$\mu$ A79MGC**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$  for  $\mu$ A79MGC,  $V_I = -14\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , Test Circuit 2, unless otherwise specified.


Symbol	Characteristic	Condition <sup>1,4,5</sup>		Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range	$T_J = 25^\circ\text{C}$		-40		-7.0	V
$V_{OR}$	Output Voltage Range	$V_I = V_O - 5.0\text{ V}$		-30		-2.23	V
$V_O$	Output Voltage Tolerance	$V_O - 15\text{ V} \leq V_I \leq V_O - 3.0\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 5.0\text{ W}$ , $V_I \text{ Max} = -38\text{ V}$		$T_J = 25^\circ\text{C}$		4.0	$\% (V_O)$
						5.0	
$V_O$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$ , $I_O = 200\text{ mA}$ , $V_O \leq -10\text{ V}$ , $(V_O - 20\text{ V}) \leq V_I \leq (V_O - 2.5\text{ V})$ , $T_J = 25^\circ\text{C}$ , $I_O = 200\text{ mA}$ , $V_O \leq -10\text{ V}$				1.0	$\% (V_O)$
$V_O$ LOAD	Load Regulation	$V_I = V_O - 7.0\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$ , $T_J = 25^\circ\text{C}$				1.0	
$I_C$	Control Lead Current	$T_J = 25^\circ\text{C}$				2.0	$\mu\text{A}$
						3.0	
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			0.5	2.5	$\text{mA}$
						3.5	
$RR$	Ripple Rejection	$T_J = 25^\circ\text{C}$ , $I_O = 125\text{ mA}$ , $V_I = -13\text{ V}$ $V_O = -5.0\text{ V}$ , $f = 2400\text{ Hz}$		50			dB
$N_O$	Noise	$10\text{ Hz} \leq f \leq 100\text{ kHz}$ , $V_O = -8.0\text{ V}$ , $I_L = 50\text{ mA}$			25	80	$\mu\text{V}/V_O$
$V_{DO}$	Dropout Voltage				1.1	2.3	V
$I_{OS}$	Short Circuit Current	$V_I = 35\text{ V}$ , $T_J = 25^\circ\text{C}$				600	mA
$I_{pk}$	Peak Output Current			0.4	0.65	1.4	mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$V_O = -5.0\text{ V}$ , $I_O = -5.0\text{ mA}$	$T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$			0.3	$\text{mV}/^\circ\text{C}/V_O$
			$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$			0.3	
$V_C$	Control Lead Voltage (Reference)	$T_J = 25^\circ\text{C}$		-2.32	-2.23	-2.14	V
				-2.35		-2.11	

#### **Notes**


- $V_O$  is defined for the  $\mu$ A78MGC as  $V_O = \frac{R_1 + R_2}{R_2} (5.0)$ . The  $\mu$ A79MGC as  $V_O = \frac{R_1 + R_2}{R_2} (-2.23)$ .
- Dropout voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_w \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.
- The convention for negative regulators is the Algebraic value, thus  $-15\text{ V}$  is less than  $-10\text{ V}$ .
- All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_w \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

### Typical Performance Curves For $\mu$ A78MG


**Peak Output Current vs  
Input/Output Differential Voltage**




**Quiescent Current vs  
Input Voltage**




**Control Current vs  
Temperature**




**Differential Control Voltage vs  
Input Voltage**




**Differential Control Voltage vs  
Output Current**




**Ripple Rejection vs  
Output Voltage**




**Dropout Voltage vs  
Junction Temperature**



**Ripple Rejection vs  
Frequency**




**Load Transient Response**



# $\mu$ A78MG • $\mu$ A79MG


## Typical Performance Curves For $\mu$ A78MG (Cont.)

### Line Transient Response




## Typical Performance Curves For $\mu$ A79MG


### Peak Output Current vs Input/Output Differential Voltage




### Quiescent Current vs Input Voltage




### Control Current vs Temperature




### Differential Control Voltage vs Input Voltage



### Differential Control Voltage vs Output Current




### Ripple Rejection vs Output Voltage




**Typical Performance Curves For  $\mu$ A79MG (Cont.)**

**Dropout Voltage vs  
Junction Temperature**




PC01641F

**Load Transient Response**




PC01661F

**Ripple Rejection vs  
Frequency**



PC01651F


**Line Transient Response**



PC01671F

**Typical Performance Curve For  $\mu$ A78MG and  $\mu$ A79MG**

**Worst Case Power Dissipation vs  
Ambient Temperature**



PC01680F

**Design Considerations**

The  $\mu$ A78MG and  $\mu$ A79MG variable voltage regulators have an output voltage which varies from  $V_{CONT}$  to typically

$$V_I - 2.0 \text{ V by } V_O = V_{CONT} \frac{(R_1 + R_2)}{R_2}$$

The nominal reference in the  $\mu$ A78MG is 5.0 V and  $\mu$ A79MG is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make  $R_2 = 5 \text{ k}\Omega$  in the  $\mu$ A78MG. The output voltage is then:  $V_O = (R_1 + R_2)$  Volts, where  $R_1$  and  $R_2$  are in  $\text{k}\Omega$ s.

Example: If  $R_2 = 5.0 \text{ k}\Omega$  and  $R_1 = 10 \text{ k}\Omega$  then  $V_O = 15 \text{ V}$  nominal, for the  $\mu$ A78MG;  $R_2 = 2.2 \text{ k}\Omega$  and  $R_1 = 12.8 \text{ k}\Omega$  then  $V_O = -15.2 \text{ V}$  nominal, for the  $\mu$ A79MG.

By proper wiring of the feedback resistors, load regulation of the devices can be improved significantly.

Both  $\mu$ A78MG and  $\mu$ A79MG regulators have thermal overload protection from excessive power, internal short circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the

## $\mu\text{A78MG} \bullet \mu\text{A79MG}$

output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typical $\theta_{JC}$	Max $\theta_{JC}$	Typical $\theta_{JA}$	Max $\theta_{JA}$
Power Watt	8.0	12.0	70	75

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or}$$

$$\frac{T_J \text{ Max} - T_A}{\theta_{JA}} \text{ (Without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or}$$

$$T_A + P_D\theta_{JA} \text{ (Without heat sink)}$$

Where

- $T_J$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $\theta_{CA}$  = Case-to-ambient thermal resistance
- $\theta_{CS}$  = Case-to-heat sink thermal resistance
- $\theta_{SA}$  = Heat sink-to-ambient thermal resistance
- $\theta_{JA}$  = Junction-to-ambient thermal resistance

### Typical Applications for $\mu\text{A78MG}$ (Note 1)


Bypass capacitors are recommended for stable operation of the  $\mu\text{A78MG}$  over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (0.33  $\mu\text{F}$  on the input, 0.1  $\mu\text{F}$  on the output) should be ceramic or solid tantalum which have good high frequency characteristics. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

#### Note


- All resistor values in ohms.

### Basic Positive Regulator




$$V_O = V_{CONT} \left( \frac{R_1 + R_2}{R_2} \right)$$

### Positive 5.0 V to 30 V Adjustable Regulator




### Positive 5.0 V to 30 V Adjustable Regulator $I_O > 1.5 \text{ A}$



$$R_1 = \frac{\beta V_{BE(Q1)}}{I_R \text{ Max}(\beta) - I_O}$$

**Typical Applications for μA78MG (Note 1) (Cont.)**

**± 10 V, 500 mA Dual Tracking Regulator**




CR00221F

**Note**

External series pass device is not short circuit protected.

**Positive High Current Short Circuit Protected Regulator**




CR00231F

$$R_1 = \frac{\beta V_{BE(Q1)}}{V_R \text{ Max}(\beta + 1) - I_O \text{ Max}}$$

If load is not ground referenced, connect reverse biased diodes from outputs to ground.

**Output Waveform**




CR00240F

**Note**


1. All resistor values in ohms.

**Positive High-Current Voltage Regulator**

**External Series Pass (a)**




CR00251F



CR00261F

**Short-Circuit Limit (b)**



CR00271F


**Typical Applications for μA79MG (Note 1)**

Bypass capacitors are recommended for stable operation of the μA79MG over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2.0 μF on the input, 1.0 μF on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10 μF or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.


**Typical Applications for  $\mu\text{A79MG}$  (Note 1) (Cont.)**

**Negative High Current Short Circuit Protected Regulator**




$$R1 = \frac{\beta V_{BE}(Q1)}{I_R \text{ Max}(\beta) - I_O \text{ Max}}$$

**Basic Negative Regulator**



$$V_O = -V_{CONT} \left( \frac{R1 + R2}{R2} \right)$$

**-30 V to -2.2 V Adjustable Regulator**




CR00301F

**Note**


- All resistor values in ohms.

**Negative High Current Voltage Regulator External Series Pass**



CR00311F

**$\mu\text{A78MG}$  Test Circuit 1**




CR00321F

$$V_O = \left( \frac{R1 + R2}{R2} \right) V_{CONT}$$

$V_{CONT}$  Nominally = 5 V

**$\mu\text{A79MG}$  Test Circuit 2**



CR00331F

$$V_O = \left( \frac{R1 + R2}{R2} \right) V_{CONT}$$

$V_{CONT}$  Nominally = -2.23 V

Recommended R2 current  $\approx 1$  mA  
 $: R2 = 5$  kΩ ( $\mu\text{A78MG}$ )  
 $R2 = 2.2$  kΩ ( $\mu\text{A79MG}$ )

# **$\mu$ A78M00 Series**

## **3-Terminal Positive Voltage Regulators**

Linear Division Voltage Regulators

**Description**

The  $\mu$ A78M00 series of 3-terminal medium current positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver in excess of 0.5 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-39 Packages
- Output Voltages Of 5 V, 6 V, 8 V, 12 V, 15 V, And 24 V
- Available In Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

TO-39 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C

## Operating Junction Temperature Range


Extended ( $\mu$ A78M00M)	-55°C to +150°C
Commercial ( $\mu$ A78M00C)	0°C to +150°C

## Lead Temperature

TO-39 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 60 s)	265°C

## Power Dissipation

Input Voltage	Internally Limited
5.0 V to 15 V	35 V
24 V	40 V

**Connection Diagram****TO-39 Package****(Top View)**


CD00191F

Lead 3 connected to case.

6

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78M05HM	FC	Metal
$\mu$ A78M06HM	FC	Metal
$\mu$ A78M08HM	FC	Metal
$\mu$ A78M12HM	FC	Metal
$\mu$ A78M15HM	FC	Metal
$\mu$ A78M24HM	FC	Metal
$\mu$ A78M05HC	FC	Metal
$\mu$ A78M06HC	FC	Metal
$\mu$ A78M08HC	FC	Metal
$\mu$ A78M12HC	FC	Metal
$\mu$ A78M15HC	FC	Metal
$\mu$ A78M24HC	FC	Metal

**Connection Diagram****TO-220 Package****(Top View)**


CD00201F

Lead 3 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78M05UC	GH	Molded Power Pack
$\mu$ A78M06UC	GH	Molded Power Pack
$\mu$ A78M08UC	GH	Molded Power Pack
$\mu$ A78M12UC	GH	Molded Power Pack
$\mu$ A78M15UC	GH	Molded Power Pack
$\mu$ A78M24UC	GH	Molded Power Pack

**Equivalent Circuit**



EQ00670F

**μA78M05**

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_1 = 10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		4.8	5.0	5.2	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	7.0 V $\leq V_1 \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$		3.0	50	mV
		8.0 V $\leq V_1 \leq 20 \text{ V}$ , $I_O = 200 \text{ mA}$			1.0	25		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 500 \text{ mA}$		20	50	mV
		5.0 mA $\leq I_O \leq 200 \text{ mA}$			10	25		
$V_O$	Output Voltage		8.0 V $\leq V_1 \leq 20 \text{ V}$ , 5.0 mA $\leq I_O \leq 350 \text{ mA}$		4.7		5.3	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.5	7.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	8.0 V $\leq V_1 \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 350 \text{ mA}$				0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$		62	80		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^\circ\text{C}$			2.0	2.5	V

## $\mu$ A78M00 Series

### $\mu$ A78M05 (Cont.)

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			300	600	mA
$I_{PK}$	Peak Output Current	$T_J = 25^\circ\text{C}$		0.5	0.7	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$	$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$			0.4	$\text{mV}/^\circ\text{C}/V_O$
			$+25^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			0.3	

### $\mu$ A78M05C

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$		4.8	5.0	5.2	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$		3.0	100	mV
			$8.0 \text{ V} \leq V_I \leq 20 \text{ V}$ , $I_O = 200 \text{ mA}$		1.0	50	
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 500 \text{ mA}$		20	100	mV
			$5.0 \text{ mA} \leq I_O \leq 200 \text{ mA}$		10	50	
$V_O$	Output Voltage	$7.0 \text{ V} \leq V_I \leq 20 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$		4.75		5.25	V
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			4.5	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$8.0 \text{ V} \leq V_I \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$			0.8	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			0.5	
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			40		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$		62	80		dB
$V_{DO}$	Dropout Voltage	$T_A = 25^\circ\text{C}$			2.0		V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			300		mA
$I_{PK}$	Peak Output Current	$T_J = 25^\circ\text{C}$			700		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$			1.0		$\text{mV}/^\circ\text{C}$

## **$\mu$ A78M00 Series**

### **$\mu$ A78M06**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 11\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		5.75	6.0	6.25	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	8.0 $\text{V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$		5.0	60	mV
		9.0 $\text{V} \leq V_I \leq 20\text{ V}$ , $I_O = 200\text{ mA}$			1.5	30		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 $\text{mA} \leq I_O \leq 500\text{ mA}$		20	60	mV
		5.0 $\text{mA} \leq I_O \leq 200\text{ mA}$			10	30		
$V_O$	Output Voltage		9.0 $\text{V} \leq V_I \leq 21\text{ V}$ , 5.0 $\text{mA} \leq I_O \leq 350\text{ mA}$		5.7		6.3	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.5	7.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	9.0 $\text{V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$				0.8	mA
		with load	5.0 $\text{mA} \leq I_O \leq 350\text{ mA}$				0.5	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		59	80		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^{\circ}\text{C}$			2.0	2.5	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			300	600	mA
$I_{PK}$	Peak Output Current		$T_J = 25^{\circ}\text{C}$		0.5	0.7	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$	−55°C $\leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
		+25°C $\leq T_A \leq +125^{\circ}\text{C}$				0.3		

### **$\mu$ A78M06C**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 11\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$  unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		5.75	6.0	6.25	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	8.0 $\text{V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$		5.0	100	mV
		9.0 $\text{V} \leq V_I \leq 20\text{ V}$ , $I_O = 200\text{ mA}$			1.5	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 $\text{mA} \leq I_O \leq 500\text{ mA}$		20	120	mV
		5.0 $\text{mA} \leq I_O \leq 200\text{ mA}$			10	60		
$V_O$	Output Voltage		8.0 $\text{V} \leq V_I \leq 21\text{ V}$ , 5.0 $\text{mA} \leq I_O \leq 350\text{ mA}$		5.7		6.3	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.5	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	9.0 $\text{V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$				0.8	mA
		with load	5.0 $\text{mA} \leq I_O \leq 350\text{ mA}$				0.5	

## **$\mu$ A78M00 Series**

### **$\mu$ A78M06C (Cont.)**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 11\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$  unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		45		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	59	80		$\text{dB}$
$V_{DO}$	Dropout Voltage	$T_A = 25^{\circ}\text{C}$		2.0		$\text{V}$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$		270		$\text{mA}$
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		700		$\text{mA}$
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		0.5		$\text{mV}/^{\circ}\text{C}$

### **$\mu$ A78M08**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 14\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		7.7	8.0	8.3	$\text{V}$
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$10.5\text{ V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$		6.0	60	$\text{mV}$
			$11\text{ V} \leq V_I \leq 20\text{ V}$ , $I_O = 200\text{ mA}$		2.0	30	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 500\text{ mA}$		25	80	$\text{mV}$
			$5.0\text{ mA} \leq I_O \leq 200\text{ mA}$		10	40	
$V_O$	Output Voltage	$11.5\text{ V} \leq V_I \leq 23\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$		7.6		8.4	$\text{V}$
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.6	7.0	$\text{mA}$
$\Delta I_Q$	Quiescent Current Change	with line	$11.5\text{ V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$			0.8	$\text{mA}$
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.5	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		56	80		$\text{dB}$
$V_{DO}$	Dropout Voltage	$T_A = 25^{\circ}\text{C}$			2.0	2.5	$\text{V}$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			300	600	$\text{mA}$
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		0.5	0.7	1.4	$\text{A}$
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

## **$\mu$ A78M00 Series**

### **$\mu$ A78M08C**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 14 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		7.7	8.0	8.3	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	10.5 V $\leq V_I \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$		6.0	100	mV
		11 V $\leq V_I \leq 20 \text{ V}$ , $I_O = 200 \text{ mA}$			2.0	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 500 \text{ mA}$		25	160	mV
		5.0 mA $\leq I_O \leq 200 \text{ mA}$			10	80		
$V_O$	Output Voltage		10.5 V $\leq V_I \leq 23 \text{ V}$ , 5.0 mA $\leq I_O \leq 350 \text{ mA}$		7.6		8.4	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.6	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	10.5 V $\leq V_I \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 350 \text{ mA}$				0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			52		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$		56	80		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^\circ\text{C}$			2.0		V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			250		mA
$I_{PK}$	Peak Output Current		$T_J = 25^\circ\text{C}$			700		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			0.5		$\text{mV}/^\circ\text{C}$

### **$\mu$ A78M12**

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 19 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		11.5	12.0	12.5	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	14.5V $\leq V_I \leq 30 \text{ V}$ , $I_O = 200 \text{ mA}$		8.0	60	mV
		16 V $\leq V_I \leq 25 \text{ V}$ , $I_O = 200 \text{ mA}$			2.0	30		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 500 \text{ mA}$		25	120	mV
		5.0 mA $\leq I_O \leq 200 \text{ mA}$			10	60		
$V_O$	Output Voltage		15.5 V $\leq V_I \leq 27 \text{ V}$ , 5.0 mA $\leq I_O \leq 350 \text{ mA}$		11.4		12.6	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.8	7.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	15 V $\leq V_I \leq 30 \text{ V}$ , $I_O = 200 \text{ mA}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 350 \text{ mA}$				0.5	

## μA78M00 Series

### μA78M12 (Cont.)

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $V_I = 17\text{ V}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		55	80		dB
$V_{DO}$	Dropout Voltage	$T_A = 25^{\circ}\text{C}$			2.0	2.5	V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			300	600	mA
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		0.5	0.7	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$		0.4	$\text{mV}/^{\circ}\text{C}/V_O$
		$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$				0.3	

### μA78M12C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$			11.5	12.0	12.5
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$14.5\text{ V} \leq V_I \leq 30\text{ V}$ , $I_O = 200\text{ mA}$		8.0	100	mV
			$16\text{ V} \leq V_I \leq 25\text{ V}$ , $I_O = 200\text{ mA}$		2.0	50	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 500\text{ mA}$		25	240	mV
			$5.0\text{ mA} \leq I_O \leq 200\text{ mA}$		10	120	
$V_O$	Output Voltage	$14.5\text{ V} \leq V_I \leq 27\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$		11.4		12.6	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.8	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$14.5\text{ V} \leq V_I \leq 30\text{ V}$ , $I_O = 200\text{ mA}$			0.8	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.5	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			75		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $V_I = 17\text{ V}$ , $T_J = 25^{\circ}\text{C}$		55	80		dB
$V_{DO}$	Dropout Voltage	$T_A = 25^{\circ}\text{C}$			2.0		V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			240		mA
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$			700		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$			1.0		$\text{mV}/^{\circ}\text{C}$

## μA78M00 Series

### μA78M15

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		14.4	15.0	15.6	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	17.5 V $\leq V_I \leq 30\text{ V}$ , $I_O = 200\text{ mA}$		10	60	mV
				20 V $\leq V_I \leq 28\text{ V}$ , $I_O = 200\text{ mA}$		3.0	30	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 mA $\leq I_O \leq 500\text{ mA}$		25	150	mV
				5.0 mA $\leq I_O \leq 200\text{ mA}$		10	75	
$V_O$	Output Voltage		18.5 V $\leq V_I \leq 30\text{ V}$ , 5.0 mA $\leq I_O \leq 350\text{ mA}$		14.25		15.75	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.8	7.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	18.5 V $\leq V_I \leq 30\text{ V}$ , $I_O = 200\text{ mA}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 350\text{ mA}$				0.5	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $V_I = 20\text{ V}$ , $T_J = 25^{\circ}\text{C}$		54	70		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^{\circ}\text{C}$			2.0	2.5	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			300	600	mA
$I_{pk}$	Peak Output Current		$T_J = 25^{\circ}\text{C}$		0.5	0.7	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$	−55°C $\leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
				+25°C $\leq T_A \leq +125^{\circ}\text{C}$			0.3	

### μA78M15C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		14.4	15.0	15.6	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	17.5 V $\leq V_I \leq 30\text{ V}$ , $I_O = 200\text{ mA}$		10	100	mV
				20 V $\leq V_I \leq 28\text{ V}$ , $I_O = 200\text{ mA}$		3.0	50	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 mA $\leq I_O \leq 500\text{ mA}$		25	300	mV
				5.0 mA $\leq I_O \leq 200\text{ mA}$		10	150	
$V_O$	Output Voltage		17.5 V $\leq V_I \leq 30\text{ V}$ , 5.0 mA $\leq I_O \leq 350\text{ mA}$		14.25		15.75	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.8	8.0	mA

# $\mu$ A78M00 Series

## $\mu$ A78M15C (Cont.)

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 23 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>	Min	Typ	Max	Unit
$\Delta I_Q$	Quiescent Current Change	with line	$17.5 \text{ V} \leq V_I \leq 30 \text{ V}$ , $I_O = 200 \text{ mA}$			0.8	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$		90		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $V_I = 20 \text{ V}$ , $T_J = 25^\circ\text{C}$	54	70		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^\circ\text{C}$			2.0	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			240	mA
$I_{PK}$	Peak Output Current		$T_J = 25^\circ\text{C}$			700	mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			1.0	$\text{mV}/^\circ\text{C}$

## $\mu$ A78M24

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 33 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>	Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$	23.0	24.0	25.0	V	
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	27 $\text{V} \leq V_I \leq 38 \text{ V}$ , $I_O = 200 \text{ mA}$		10	60	mV
				30 $\text{V} \leq V_I \leq 36 \text{ V}$ , $I_O = 200 \text{ mA}$		5.0	30	
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 $\text{mA} \leq I_O \leq 500 \text{ mA}$		30	240	mV
				5.0 $\text{mA} \leq I_O \leq 200 \text{ mA}$		10	120	
$V_O$	Output Voltage		$28 \text{ V} \leq V_I \leq 38 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$	22.8		25.2	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			5.0	7.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$28 \text{ V} \leq V_I \leq 38 \text{ V}$ , $I_O = 200 \text{ mA}$			0.8	mA	
		with load	$5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $V_I = 30 \text{ V}$ , $T_J = 25^\circ\text{C}$	50	70		dB	
$V_{DO}$	Dropout Voltage		$T_A = 25^\circ\text{C}$			2.0	2.5	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			300	600	mA
$I_{PK}$	Peak Output Current		$T_J = 25^\circ\text{C}$		0.5	0.7	1.4	mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$	$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.4	$\text{mV}/^\circ\text{C}/V_O$	
				$+25^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.3		

## **$\mu$ A78M00 Series**

### **$\mu$ A78M24C**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 33 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		23.0	24.0	25.0	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	27 V $\leq V_I \leq 38 \text{ V}$ , $I_O = 200 \text{ mA}$		10	100	mV
		28 V $\leq V_I \leq 36 \text{ V}$ , $I_O = 200 \text{ mA}$			5.0	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 500 \text{ mA}$		30	480	mV
		5.0 mA $\leq I_O \leq 200 \text{ mA}$			10	240		
$V_O$	Output Voltage		27 V $\leq V_I \leq 38 \text{ V}$ , 5.0 mA $\leq I_O \leq 350 \text{ mA}$		22.8		25.2	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			5.0	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	27 V $\leq V_I \leq 38 \text{ V}$ , $I_O = 200 \text{ mA}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 350 \text{ mA}$				0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			170		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $V_I = 30 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	70		dB
$V_{DO}$	Dropout Voltage		$T_A = 25^\circ\text{C}$			2.0		V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			240		mA
$I_{pk}$	Peak Output Current		$T_J = 25^\circ\text{C}$			700		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			1.2		$\text{mV}/^\circ\text{C}$


#### **Note**

1. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $T_W \leq 10 \text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

# $\mu$ A78M00 Series


## Typical Performance Curves

Worst Case Power Dissipation vs Ambient Temperature (TO-39)




PC01811F

Worst Case Power Dissipation vs Ambient Temperature (TO-220)




PC01821F

Output Voltage vs Junction Temperature




PC01861F

Quiescent Current vs Input Voltage




PC09680F

Dropout Voltage vs Junction Temperature




PC01881F

Quiescent Current vs Temperature




PC12050F

Peak Output Current vs Input/Output Voltage Differential




PC01841F

Dropout Characteristics



PC01871F

Ripple Rejection vs Frequency



PC01851F


### Note

Other  $\mu$ A78M00 Series devices have similar curves.


# $\mu$ A78M00 Series

## Typical Performance Curves (Cont.)

### Line Transient Response



### Load Transient Response



### Design Considerations

The  $\mu$ A78M00 fixed voltage regulator series has thermal-overload protection from excessive power, internal short circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output short circuit current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature ( $150^\circ\text{C}$  for  $\mu$ A78M00,  $125^\circ\text{C}$  for  $\mu$ A78M00C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$	Max $\theta_{JC}$	Typ $\theta_{JA}$	Max $\theta_{JA}$
TO-39	18	25	120	140
TO-220	3.0	5.0	60	40

$$\begin{aligned} P_D \text{ MAX} &= \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or} \\ &= \frac{T_J \text{ Max} - T_A}{\theta_{JA}} \text{ (Without a heat sink)} \end{aligned}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :


$$\begin{aligned} T_J &= T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or} \\ &= T_A + P_D \theta_{JA} \text{ (Without a heat sink)} \end{aligned}$$

Where:

- $T_J$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JC}$  = Junction to case thermal resistance
- $\theta_{CA}$  = Case-to-ambient thermal resistance
- $\theta_{CS}$  = Case-to-heat sink to resistance
- $\theta_{SA}$  = Heat sink-to-ambient thermal resistance
- $\theta_{JA}$  = Junction-to-ambient thermal resistance

### Typical Applications

#### Fixed Output Regulator



#### Notes

1. To specify an output voltage, substitute voltage value for "XX".
2. Bypass capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.

# $\mu$ A78S40

## Universal Switching Regulator Subsystem

Linear Division Voltage Regulators

**Description**


The  $\mu$ A78S40 is a monolithic regulator subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high current, high voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external NPN or PNP transistors when currents in excess of 1.5 A or voltages in excess of 40 V are required. The device can be used for step-down, step-up or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand-alone, low part count switching system and works extremely well in battery operated systems.

- Step-Up, Step-Down or Inverting Switching Regulators
- Output Adjustable From 1.25 V to 40 V
- Peak Currents To 1.5 A Without External Transistors
- Operation From 2.5 V to 40 V Input
- Low Standby Current Drain
- 80 dB Line And Load Regulation
- High Gain, High Current, Independent OP AMP
- Pulse Width Modulation With No Double Pulsing

**Connection Diagram**

16-Lead DIP

(Top View)




CD01400F

6

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A78S40DM	7B	Ceramic DIP
$\mu$ A78S40PV	9B	Molded DIP
$\mu$ A78S40DC	7B	Ceramic DIP
$\mu$ A78S40PC	9B	Molded DIP

**Block Diagram**

EQ00650F

## Absolute Maximum Ratings

### Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

### Operating Temperature Range

Extended ( $\mu$ A78S40M)	-55°C to +125°C
Industrial ( $\mu$ A78S40V)	-40°C to +125°C
Commercial ( $\mu$ A78S40C)	0°C to +70°C

### Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

### Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

### Input Voltage from V+ to V-

40 V

### Input Voltage from V+ Op Amp to V-

40 V

### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
3. For supply voltages less than 30 V, the absolute maximum voltage is equal to the supply voltage.

## Functional Description

The  $\mu$ A78S40 is a variable frequency, variable duty cycle device. The initial switching frequency is set by the timing capacitor.<sup>1</sup> The initial duty cycle is 6:1. This switching frequency and duty cycle can be modified by two mechanisms — the current limit circuitry ( $I_{pk\ sense}$ ) and the comparator.

The comparator modifies the OFF time. When the output voltage is correct, the comparator output is in the HIGH state and has no effect on the circuit operation. If the output voltage is too high then the comparator output goes LOW. In the LOW state the comparator inhibits the turn-on of the output stage switching transistors. As long as the comparator is LOW the system is in OFF time. As the output current rises the OFF time decreases. As the output current nears its maximum the OFF time approaches its minimum value. The comparator can inhibit several ON cycles, one ON cycle or any portion of an ON cycle. Once the ON cycle has begun the comparator cannot inhibit until the beginning of the next ON cycle.

The current limit modifies the ON time. The current limit is activated when a 300 mV potential appears between lead 13 ( $V_{CC}$ ) and lead 14 ( $I_{pk}$ ). This potential is intended to result when designed for peak current flows through  $R_{SC}$ . When the peak current is reached the current limit is turned on. The current limit circuitry provides for a quick end to ON time and the immediate start of OFF time.

### Note

1. Oscillator frequency is set by a single external capacitor and may be varied over a range of 100 Hz to 100 kHz.

### Common Mode Input Range

(Error Amplifier and Op Amp) -0.3 to V+  
 $\pm 30$  VDifferential Input Voltage<sup>3</sup> Output Short Circuit Duration

(Op Amp) Indefinite

Current from  $V_{REF}$  10 mA

Voltage from Switch

Collectors to GND

Voltage from Switch

Emitters to GND

Voltage from Switch

Collectors to Emitter

Voltage from Power Diode to GND

Reverse Power Diode Voltage

Current through Power Switch

Current through Power Diode

40 V

40

# $\mu$ A78S40

$\mu$ A78S40

**Electrical Characteristics**  $T_A$  = Operating temperature range,  $V_I = 5.0$  V,  $V_{Op\ Amp} = 5.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit	
<b>General Characteristics</b>							
I <sub>CC</sub>	Supply Current (Op Amp Disconnected)	$V_I = 5.0$ V		1.8	3.5	mA	
		$V_I = 40$ V		2.3	5.0	mA	
I <sub>CC</sub>	Supply Current (Op Amp Connected)	$V_I = 5.0$ V		4.0	mA		
		$V_I = 40$ V		5.5	mA		
<b>Reference Section</b>							
V <sub>REF</sub>	Reference Voltage <sup>1</sup>	I <sub>REF</sub> = 1.0 mA	Extend $-55^\circ C < T_A < +125^\circ C$ , Comm $0 < T_A < +70^\circ C$ , Indus $-40^\circ C < T_A < +85^\circ C$	1.180	1.245	1.310	V
V <sub>R LINE</sub>	Reference Voltage Line Regulation	$V_I = 3.0$ V to $V_I = 40$ V, I <sub>REF</sub> = 1.0 mA, $T_A = 25^\circ C$		0.04	0.2	mV/V	
V <sub>R LOAD</sub>	Reference Voltage Load Regulation	I <sub>REF</sub> = 1.0 mA to I <sub>REF</sub> = 10 mA, $T_A = 25^\circ C$		0.2	0.5	mV/mA	
<b>Oscillator Section</b>							
I <sub>CHG</sub>	Charging Current	$V_I = 5.0$ V, $T_A = 25^\circ C$	20		50	$\mu$ A	
I <sub>CHG</sub>	Charging Current	$V_I = 40$ V, $T_A = 25^\circ C$	20		70	$\mu$ A	
I <sub>DISCHG</sub>	Discharge Current	$V_I = 5.0$ V, $T_A = 25^\circ C$	150		250	$\mu$ A	
I <sub>DISCHG</sub>	Discharge Current	$V_I = 40$ V, $T_A = 25^\circ C$	150		350	$\mu$ A	
V <sub>OSC</sub>	Oscillator Voltage Swing	$V_I = 5.0$ V, $T_A = 25^\circ C$		0.5		V	
t <sub>on</sub> /t <sub>off</sub>	Ratio of Charge/ Discharge Time			6.0		$\mu$ s/ $\mu$ s	
<b>Current Limit Section</b>							
V <sub>CLS</sub>	Current Limit Sense Voltage	$T_A = 25^\circ C$	250		350	mV	
<b>Output Switch Section</b>							
V <sub>SAT 1</sub>	Output Saturation Voltage 1	I <sub>SW</sub> = 1.0 A, Figure 1		1.1	1.3	V	
V <sub>SAT 2</sub>	Output Saturation Voltage 2	I <sub>SW</sub> = 1.0 A, Figure 2		0.45	0.7	V	
h <sub>FE</sub>	Output Transistor Current Gain	I <sub>C</sub> = 1.0 A, $V_{CE} = 5.0$ V, $T_A = 25^\circ C$		70			
I <sub>L</sub>	Output Leakage Current	$V_O = 40$ V, $T_A = 25^\circ C$		10		nA	
<b>Power Diode</b>							
V <sub>FD</sub>	Forward Voltage Drop	I <sub>D</sub> = 1.0 A		1.25	1.5	V	
I <sub>DR</sub>	Diode Leakage Current	$V_D = 40$ V, $T_A = 25^\circ C$		10		nA	
<b>Comparator</b>							
V <sub>IO</sub>	Input Offset Voltage	$V_{CM} = V_{REF}$		1.5	15	mV	
I <sub>IB</sub>	Input Bias Current	$V_{CM} = V_{REF}$		35	200	nA	
I <sub>IO</sub>	Input Offset Current	$V_{CM} = V_{REF}$		5.0	75	nA	

# **$\mu$ A78S40**

 **$\mu$ A78S40 (Cont.)**

**Electrical Characteristics**  $T_A$  = Operating temperature range,  $V_I = 5.0$  V,  $V_{Op\ Amp} = 5.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{CM}$	Common Mode Voltage Range	$T_A = 25^\circ C$	0		$V_1 - 2$	V
PSRR	Power Supply Rejection Ratio	$V_I = 3.0$ V to 40 V, $T_A = 25^\circ C$	70	96		dB

**Output Operational Amplifier**

$V_{IO}$	Input Offset Voltage	$V_{CM} = 2.5$ V		4.0	15	mV
$I_{IB}$	Input Bias Current	$V_{CM} = 2.5$ V		30	200	nA
$I_{IO}$	Input Offset Current	$V_{CM} = 2.5$ V		5.0	75	nA
$A_{VS+}$	Voltage Gain +	$R_L = 2.0$ k $\Omega$ to GND; $V_O = 1.0$ V to 2.5 V, $T_A = 25^\circ C$	25	250		V/mV
$A_{VS-}$	Voltage Gain -	$R_L = 2.0$ k $\Omega$ to $V_+$ (Op Amp) $V_O = 1.0$ V to 2.5 V, $T_A = 25^\circ C$	25	250		V/mV
$V_{CM}$	Common Mode Voltage Range	$T_A = 25^\circ C$	0		$V_{CC} - 2$	V
CMR	Common Mode Rejection	$V_{CM} = 0$ V to 3.0 V, $T_A = 25^\circ C$	76	100		dB
PSRR	Power Supply Rejection Ratio	$V_+$ Op Amp = 3.0 to 40 V, $T_A = 25^\circ C$	76	100		dB
$I_{O+}$	Output Source Current	$T_A = 25^\circ C$	75	150		mA
$I_{O-}$	Output Sink Current	$T_A = 25^\circ C$	10	35		mA
SR	Slew Rate	$T_A = 25^\circ C$		0.6		V/ $\mu$ s
$V_{OL}$	Output Voltage LOW	$I_L = -5.0$ mA, $T_A = 25^\circ C$			1.0	V
$V_{OH}$	Output Voltage HIGH	$I_L = 50$ mA, $T_A = 25^\circ C$	V + OP Amp -3.0 V			V

**Note**

1. Selected devices with tightened tolerance reference voltage available.

**Design Formulas**

CHARACTERISTIC	STEP-DOWN	STEP-UP	INVERTING	UNIT
$\frac{t_{on}}{t_{off}}$	$\frac{V_O + V_D}{V_I - V_{SAT} - V_O}$	$\frac{V_O + V_D - V_I}{V_I - V_{SAT}}$	$\frac{ V_O  + V_D}{V_I - V_{SAT}}$	
$(t_{on} + t_{off}) \text{ Max}$	$\frac{1}{f_{Min}}$	$\frac{1}{f_{Min}}$	$\frac{1}{f_{Min}}$	$\mu\text{s}$
$C_T$	$4 \times 10^{-5} t_{on}$	$4 \times 10^{-5} t_{on}$	$4 \times 10^{-5} t_{on}$	$\mu\text{F}$
$I_{pk}$	$2 I_O \text{ Max}$	$2 I_O \text{ Max} \cdot \frac{t_{on} + t_{off}}{t_{off}}$	$2 I_O \text{ Max} \cdot \frac{t_{on} + t_{off}}{t_{off}}$	$\text{A}$
$L_{Min}$	$\left( \frac{V_I - V_{SAT} - V_O}{I_{pk}} \right) t_{on} \text{ Max}$	$\left( \frac{V_I - V_{SAT}}{I_{pk}} \right) t_{on} \text{ Max}$	$\left( \frac{V_I - V_{SAT}}{I_{pk}} \right) t_{on} \text{ Max}$	$\mu\text{H}$
$R_{SC}$	$0.33/I_{pk}$	$0.33/I_{pk}$	$0.33/I_{pk}$	$\Omega$
$C_O$	$\frac{I_{pk} (t_{on} + t_{off})}{8 V_{ripple}}$	$\approx \frac{I_o}{V_{ripple}} \cdot t_{on}$	$\approx \frac{I_o}{V_{ripple}} \cdot t_{on}$	$\mu\text{F}$

**Note**

$V_{SAT}$  = Saturation voltage of the switching element

$V_D$  = Forward voltage of the flyback diode

Figure 1 Typical Step-Down Operational Performance  
( $T_A = 25^\circ\text{C}$ )





Figure 2 Typical Step-Up Operational Performance  
( $T_A = 25^\circ\text{C}$ )




Characteristic	Condition	Typical Value
Output Voltage	$I_O = 200 \text{ mA}$	10 V
Line Regulation	$20 \leq V_I \leq 30 \text{ V}$	1.5 mV
Load Regulation	$5.0 \text{ mA} \leq I_O$	
	$I_O \leq 300 \text{ mA}$	3.0 mV
Max Output Current	$V_O = 9.5 \text{ V}$	500 mA
Output Ripple	$I_O = 200 \text{ mA}$	50 mV
Efficiency	$I_O = 200 \text{ mA}$	74%
Standby Current	$I_O = 200 \text{ mA}$	2.8 mA

Notes

1. For  $I_O \geq 200 \text{ mA}$  use external diode to limit on-chip power dissipation.
2. It is recommended that the internal reference (lead 8) be bypassed by a 0.1  $\mu\text{F}$  capacitor directly to (lead 11) the ground point of the μA78S40.


Characteristic	Condition	Typical Value
Output Voltage	$I_O = 50 \text{ mA}$	25 V
Line Regulation	$5.0 \text{ V} \leq V_I \leq 15 \text{ V}$	4.0 mV
Load Regulation	$5.0 \text{ mA} \leq I_O$	
	$I_O \leq 100 \text{ mA}$	2.0 mV
Max Output Current	$V_O = 23.75 \text{ V}$	160 mA
Output Ripple	$I_O = 50 \text{ mA}$	30 mV
Efficiency	$I_O = 50 \text{ mA}$	79%
Standby Current	$I_O = 50 \text{ mA}$	2.6 mA

**Figure 3 Typical Inversion Operational Performance ( $T_A = 25^\circ\text{C}$ )**




### Typical Performance Curves

#### Capacitance vs OFF Time




PC09601F

#### Reference Voltage vs Junction Temperature



PC09610F

#### Discharge Current vs Input Voltage




PC09620F

Characteristic	Condition	Typical Value
Output Voltage	$I_O = 100 \text{ mA}$	-15 $\text{V}$
Line Regulation	$8.0 \text{ V} \leq V_I < 18 \text{ V}$	5.0 mV
Load Regulation	$5.0 \text{ mA} \leq I_O$	3.0 mV
Max Output Current	$I_O \leq 150 \text{ mA}$ $V_O = 14.25 \text{ V}$	160 mA
Output Ripple	$I_O = 100 \text{ mA}$	20 mV
Efficiency	$I_O = 100 \text{ mA}$	70%
Standby Current	$I_O = 100 \text{ mA}$	2.3 mA


## Typical Performance Curves (Cont.)

### Current Limit Sense Voltage vs Input Voltage



PC09630F

### Typical Pulse Width Modulator Application



CR03971F

# **μA7800 Series**

## **3-Terminal Positive Voltage Regulators**

Linear Division Voltage Regulators

**Description**

The μA7800 series of monolithic 3-terminal positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown and safe-area compensation, making them essentially indestructible. If adequate heat sinking is provided, they can deliver over 1.0 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 1.0 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-3 Packages
- Output Voltages Of 5 V, 6 V, 8 V, 8.5 V, 12 V, 15 V, 18 V, And 24 V
- Available In Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C

## Operating Junction Temperature Range

Extended (μA7800M)	-55°C to +150°C
Commercial (μA7800C)	0°C to +150°C

## Lead Temperature

TO-3 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C


## Power Dissipation

Input Voltage

5.0 V to 18 V	35 V
24 V	40 V

**Connection Diagram**


## TO-3 Package (Top View)

**Order Information**

Device Code	Package Code	Package Description
μA7805KM	HJ	Metal
μA7806KM	HJ	Metal
μA7808KM	HJ	Metal
μA7812KM	HJ	Metal
μA7815KM	HJ	Metal
μA7818KM	HJ	Metal
μA7824KM	HJ	Metal
μA7805KC	HJ	Metal
μA7806KC	HJ	Metal
μA7808KC	HJ	Metal
μA7812KC	HJ	Metal
μA7815KC	HJ	Metal
μA7818KC	HJ	Metal
μA7824KC	HJ	Metal

**Connection Diagram**

## TO-220 Package (Top View)




Lead 3 connected to case.

**Order Information**

Device Code	Package Code	Package Description
μA7805UC	GH	Molded Power Pack
μA7806UC	GH	Molded Power Pack
μA7808UC	GH	Molded Power Pack
μA7812UC	GH	Molded Power Pack
μA7815UC	GH	Molded Power Pack
μA7818UC	GH	Molded Power Pack
μA7824UC	GH	Molded Power Pack
μA7885UC	GH	Molded Power Pack
μA7805UC2	GH	Molded Power Pack
μA7812UC2	GH	Molded Power Pack

**Equivalent Circuit**



**$\mu$ A7805**

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$		4.8	5.0	5.2	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}$		3.0	50	mV
			$8.0 \text{ V} \leq V_I \leq 12 \text{ V}$		1.0	25	
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		15	100	mV
			$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$		5.0	25	
$V_O$	Output Voltage	$8.0 \text{ V} \leq V_I \leq 20 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		4.65		5.35	V
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			4.2	6.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$8.0 \text{ V} \leq V_I \leq 25 \text{ V}$			0.8	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$			0.5	
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}$ , $I_O = 350 \text{ mA}$ , $T_J = 25^\circ\text{C}$		68	78		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0 \text{ A}$ , $T_J = 25^\circ\text{C}$			2.0	2.5	V
$R_O$	Output Resistance	$f = 1.0 \text{ kHz}$			17		$\text{m}\Omega$

## $\mu$ A7800 Series

### $\mu$ A7805 (Cont.)

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35 \text{ V}$			0.75	1.2	A
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

### $\mu$ A7805C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		4.8	5.0	5.2	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}$		3.0	100	mV
			$8.0 \text{ V} \leq V_I \leq 12 \text{ V}$		1.0	50	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		15	100	mV
			$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$		5.0	50	
$V_O$	Output Voltage	$7.0 \text{ V} \leq V_I \leq 20 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		4.75		5.25	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.2	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}$			1.3	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$			0.5	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			40		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}$ , $I_O = 350 \text{ mA}$ , $T_J = 25^{\circ}\text{C}$		62	78		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0 \text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		V
$R_O$	Output Resistance	$f = 1.0 \text{ kHz}$			17		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35 \text{ V}$			750		mA
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$			2.2		A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$			1.1		$\text{mV}/^{\circ}\text{C}$

## $\mu$ A7800 Series

### $\mu$ A7806C

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 11 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		5.75	6.0	6.25	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	8.0 V $\leq V_I \leq 25 \text{ V}$		5.0	120	mV
		9.0 V $\leq V_I \leq 13 \text{ V}$			1.5	60		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 1.5 \text{ A}$		14	120	mV
		250 mA $\leq I_O \leq 750 \text{ mA}$			4.0	60		
$V_O$	Output Voltage		8.0 V $\leq V_I \leq 21 \text{ V}$ 5.0 mA $\leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		5.7		6.3	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.3	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	8.0 V $\leq V_I \leq 25 \text{ V}$				1.3	mA
		with load	5.0 mA $\leq I_O \leq 1.0 \text{ A}$				0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , 10 Hz $\leq f \leq 100 \text{ kHz}$			45		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 350 \text{ mA}$ , $T_J = 25^\circ\text{C}$		59	75		dB
$V_{DO}$	Dropout Voltage		$I_O = 1.0 \text{ A}$ , $T_J = 25^\circ\text{C}$			2.0		V
$R_O$	Output Resistance		$f = 1.0 \text{ kHz}$			19		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			550		mA
$I_{PK}$	Peak Output Current		$T_J = 25^\circ\text{C}$			2.2		A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			0.8		$\text{mV}/^\circ\text{C}$

### $\mu$ A7808

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 14 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		7.7	8.0	8.3	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	10.5 V $\leq V_I \leq 25 \text{ V}$		6.0	80	mV
		11 V $\leq V_I \leq 17 \text{ V}$			2.0	40		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 1.5 \text{ A}$		12	100	mV
		250 mA $\leq I_O \leq 750 \text{ mA}$			4.0	40		
$V_O$	Output Voltage		11.5 V $\leq V_I \leq 23 \text{ V}$ 5.0 mA $\leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		7.6		8.4	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.3	6.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	11.5 V $\leq V_I \leq 25 \text{ V}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 1.0 \text{ A}$				0.5	

## μA7800 Series

### μA7808 (Cont.)

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 14\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/\text{V}_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		62	72		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0	2.5	V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			16		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			0.75	1.2	A
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

### μA7808C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 14\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		7.7	8.0	8.3	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$10.5\text{ V} \leq V_I \leq 25\text{ V}$		6.0	160	mV
			$11\text{ V} \leq V_I \leq 17\text{ V}$		2.0	80	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	160	mV
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	80	
$V_O$	Output Voltage	$10.5\text{ V} \leq V_I \leq 23\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		7.6		8.4	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.3	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$10.5\text{ V} \leq V_I \leq 25\text{ V}$			1.0	mA
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$			0.5	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			52		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		56	72		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			16		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			450		mA
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$			2.2		A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$			0.8		$\text{mV}/^{\circ}\text{C}$

## μA7800 Series

### μA7885C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 15\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		8.15	8.5	8.85	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	10.5 V $\leq V_I \leq 25\text{ V}$		6.0	170	mV
				11 V $\leq V_I \leq 17\text{ V}$		2.0	85	mV
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 mA $\leq I_O \leq 1.5\text{ A}$		12	170	mV
				250 mA $\leq I_O \leq 750\text{ mA}$		4.0	85	mV
$V_O$	Output Voltage		11 V $\leq V_I \leq 23.5\text{ V}$ 5.0 mA $\leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		8.1		8.9	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.3	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	10.5 V $\leq V_I \leq 25\text{ V}$				1.0	mA
		with load	5.0 mA $\leq I_O \leq 1.0\text{ A}$				0.5	mA
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , 10 Hz $\leq f \leq 100\text{ kHz}$			55		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		56	70		dB
$V_{DO}$	Dropout Voltage		$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		V
$R_O$	Output Resistance		$f = 1.0\text{ kHz}$			16		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			450		mA
$I_{PK}$	Peak Output Current		$T_J = 25^{\circ}\text{C}$			2.2		A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$			0.8		$\text{mV}/^{\circ}\text{C}$

### μA7812

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		11.5	12.0	12.5	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	14.5 V $\leq V_I \leq 30\text{ V}$		10	120	mV
				16 V $\leq V_I \leq 22\text{ V}$		3.0	60	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	5.0 mA $\leq I_O \leq 1.5\text{ A}$		12	120	mV
				250 mA $\leq I_O \leq 750\text{ mA}$		4.0	60	
$V_O$	Output Voltage		15.5 V $\leq V_I \leq 27\text{ V}$ 5.0 mA $\leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		11.4		12.6	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.3	6.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	15 V $\leq V_I \leq 30\text{ V}$				0.8	mA
		with load	5.0 mA $\leq I_O \leq 1.0\text{ A}$				0.5	

**$\mu$ A7812 (Cont.)**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/\text{V}_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		61	71		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0	2.5	V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			18		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			0.75	1.2	A
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

6

**$\mu$ A7812C**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		11.5	12.0	12.5	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$14.5\text{ V} \leq V_I \leq 30\text{ V}$		10	240	mV
			$16\text{ V} \leq V_I \leq 22\text{ V}$		3.0	120	mV
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	240	mV
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	120	mV
$V_O$	Output Voltage	$14.5\text{ V} \leq V_I \leq 27\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		11.4		12.6	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.3	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$14.5\text{ V} \leq V_I \leq 30\text{ V}$			1.0	mA
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$			0.5	mA
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			75		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		55	71		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			18		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			350		mA
$I_{PK}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$			2.2		A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$			1.0		$\text{mV}/^{\circ}\text{C}$

## μA7800 Series

### μA7815

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		14.4	15.0	15.6	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	$17.5\text{ V} \leq V_I \leq 30\text{ V}$		11	150	mV
		$20\text{ V} \leq V_I \leq 26\text{ V}$			3.0	75	mV	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	150	mV
		$250\text{ mA} \leq I_O \leq 750\text{ mA}$			4.0	75	mV	
$V_O$	Output Voltage		$18.5\text{ V} \leq V_I \leq 30\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		14.25		15.75	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.4	6.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$18.5\text{ V} \leq V_I \leq 30\text{ V}$				0.8	mA
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5	mA
$N_O$	Noise		$T_A = 25^{\circ}\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/\text{V}_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}, I_O = 350\text{ mA}, T_J = 25^{\circ}\text{C}$		60	70		dB
$V_{DO}$	Dropout Voltage		$I_O = 1.0\text{ A}, T_J = 25^{\circ}\text{C}$			2.0	2.5	V
$R_O$	Output Resistance		$f = 1.0\text{ kHz}$			19		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}, V_I = 35\text{ V}$			0.75		A
$I_{PK}$	Peak Output Current		$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/\text{V}_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3		

### μA7815C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		14.4	15.0	15.6	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	$17.5\text{ V} \leq V_I \leq 30\text{ V}$		11	300	mV
		$20\text{ V} \leq V_I \leq 26\text{ V}$			3.0	150	mV	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	300	mV
		$250\text{ mA} \leq I_O \leq 750\text{ mA}$			4.0	150	mV	
$V_O$	Output Voltage		$17.5\text{ V} \leq V_I \leq 30\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		14.25		15.75	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			4.4	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$17.5\text{ V} \leq V_I \leq 30\text{ V}$				1.0	mA
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5	mA

**μA7815C (Cont.)**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		90		$\mu\text{V}$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	54	70		$\text{dB}$
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$		2.0		$\text{V}$
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$		19		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$		230		$\text{A}$
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		2.1		$\text{A}$
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$		1.0		$\text{mV}/^{\circ}\text{C}$

**μA7818**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 27\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		17.3	18.0	18.7	$\text{V}$
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$21\text{ V} \leq V_I \leq 33\text{ V}$		15	180	$\text{mV}$
			$24\text{ V} \leq V_I \leq 30\text{ V}$		5.0	90	$\text{mV}$
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	180	$\text{mV}$
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	90	$\text{mV}$
$V_O$	Output Voltage	$22\text{ V} \leq V_I \leq 33\text{ V}$ $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ $P \leq 15\text{ W}$		17.1		18.9	$\text{V}$
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.5	6.0	$\text{mA}$
$\Delta I_Q$	Quiescent Current Change	with line	$22\text{ V} \leq V_I \leq 33\text{ V}$			0.8	$\text{mA}$
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$			0.5	$\text{mA}$
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		59	69		$\text{dB}$
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		$\text{V}$
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			22		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			0.75		$\text{A}$
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	$\text{A}$
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

## **$\mu$ A7800 Series**

### **$\mu$ A7818C**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 27 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		17.3	18.0	18.7	V	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$21 \text{ V} \leq V_I \leq 33 \text{ V}$		15	360	mV		
			$24 \text{ V} \leq V_I \leq 30 \text{ V}$		5.0	180	mV		
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		12	360	mV		
			$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$		4.0	180	mV		
$V_O$	Output Voltage		$21 \text{ V} \leq V_I \leq 33 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		17.1		18.9	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.5	8.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$21 \text{ V} \leq V_I \leq 33 \text{ V}$			1.0		mA	
		with load	$5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$			0.5		mA	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			110		$\mu\text{V}$	
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 350 \text{ mA}$ , $T_J = 25^\circ\text{C}$		53	69		dB	
$V_{DO}$	Dropout Voltage		$I_O = 1.0 \text{ A}$ , $T_J = 25^\circ\text{C}$			2.0		V	
$R_O$	Output Resistance		$f = 1.0 \text{ kHz}$			22		$\text{m}\Omega$	
$I_{OS}$	Output Short Circuit Current		$T_J = 25^\circ\text{C}$ , $V_I = 35 \text{ V}$			200		mA	
$I_{PK}$	Peak Output Current		$T_J = 25^\circ\text{C}$			2.1		A	
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$			1.0		$\text{mV}/^\circ\text{C}$	

### **$\mu$ A7824**

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = 33 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		23.0	24.0	25.0	V	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$27 \text{ V} \leq V_I \leq 38 \text{ V}$		18	240	mV		
			$30 \text{ V} \leq V_I \leq 36 \text{ V}$		6.0	120	mV		
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		12	240	mV		
			$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$		4.0	120	mV		
$V_O$	Output Voltage		$28 \text{ V} \leq V_I \leq 38 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		22.8		25.2	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			4.6	6.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$28 \text{ V} \leq V_I \leq 38 \text{ V}$			0.8		mA	
		with load	$5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$			0.5		mA	

## $\mu$ A7800 Series

### $\mu$ A7824 (Cont.)

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 33\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			8.0	40	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		56	66		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0	2.5	V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			28		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			0.75	1.2	A
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		1.3	2.2	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$	$-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$			0.4	$\text{mV}/^{\circ}\text{C}/V_O$
			$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			0.3	

### $\mu$ A7824C

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = 33\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 0.33\text{ }\mu\text{F}$ ,  $C_O = 0.1\text{ }\mu\text{F}$ , unless otherwise specified.


Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		23.0	24.0	25.0	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$27\text{ V} \leq V_I \leq 38\text{ V}$		18	480	mV
			$30\text{ V} \leq V_I \leq 36\text{ V}$		6.0	240	mV
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	480	mV
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	240	mV
$V_O$	Output Voltage	$27\text{ V} \leq V_I \leq 38\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		22.8		25.2	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			4.6	8.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$27\text{ V} \leq V_I \leq 38\text{ V}$			1.0	mA
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$			0.5	mA
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			170		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		50	66		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$			2.0		V
$R_O$	Output Resistance	$f = 1.0\text{ kHz}$			28		$\text{m}\Omega$
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = 35\text{ V}$			150		mA
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$			2.1		A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$			1.5		$\text{mV}/^{\circ}\text{C}$

#### Note


- For all tables, all characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

## Typical Performance Curves


### Worst Case Power Dissipation vs Ambient Temperature (TO-3)




### Worst Case Power Dissipation vs Ambient Temperature (TO-220)




### Peak Output Current vs Input/Output Voltage Differential




### Output Voltage vs Junction Temperature




### Current-Limiting Characteristics




### Dropout Voltage vs Junction Temperature




### Dropout Characteristics



### Quiescent Current vs Input Voltage



### Quiescent Current vs Junction Temperature




# $\mu$ A7800 Series


6

## Typical Performance Curves (Cont.)


### Ripple Rejection vs Frequency




### Line Transient Response



### Load Transient Response




### Output Impedance vs Frequency



### Note

The other  $\mu$ A7800 series devices have similar curves.

### DC Parameter Test Circuit



## Design Considerations

The  $\mu$ A7800 fixed voltage regulator series has thermal overload protection from excessive power dissipation, internal short circuit protection which limits the regulator's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for  $\mu$ A7800, 125°C for  $\mu$ A7800C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$ °C/W	Max $\theta_{JC}$ °C/W	Typ $\theta_{JA}$ °C/W	Max $\theta_{JA}$ °C/W
TO-3	3.5	5.5	35	40
TO-220	3.0	5.0	40	60

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or}$$

$$= \frac{T_J \text{ Max} T_A}{\theta_{JA}} \text{ (Without heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or}$$

$$= T_A + P_D \theta_{JA} \text{ (Without heat sink)}$$

Where:

$T_J$  = Junction Temperature

$T_A$  = Ambient Temperature

$P_D$  = Power Dissipation

$\theta_{JC}$  = Junction-to-case thermal resistance

$\theta_{CA}$  = Case-to-ambient thermal resistance


$\theta_{CS}$  = Case-to-heat sink to thermal resistance

$\theta_{SA}$  = Heat sink-to-ambient thermal resistance

$\theta_{JA}$  = Junction-to-ambient thermal resistance

## Typical Applications

### Fixed Output Regulator




CR03640F


### Notes

1. To specify an output voltage, substitute voltage value for "XX."
2. Bypass capacitors are recommended for optimum stability and transient response, and should be located as close as possible to the regulator.

### High Input Voltage Circuits




CR03651F



CR03660F

### High Current Voltage Regulator




CR03670F

$$\beta(Q1) \geq \frac{I_O \text{ Max}}{I_{REG} \text{ Max}}$$

$$R1 = \frac{0.9}{I_{REG}} = \frac{\beta(Q1)V_{BE}(Q1)}{I_{REG} \text{ Max} (\beta + 1) - I_O \text{ Max}}$$


### Dual Supply Operational Amplifier Supply

( $\pm 15$  V@1.0 A)



CR03680F

### High Output Current, Short Circuit Protected




CR03690F

$$R_{SC} = \frac{0.8}{I_{SC}}$$

$$R_1 = \frac{\beta V_{BE(Q1)}}{I_{REG\ Max} (\beta + 1) - I_{O\ Max}}$$

### Positive and Negative Regulator



CR03700F

# **μA79M00 Series**

## **3-Terminal Negative Voltage Regulators**

Linear Division Voltage Regulators

**Description**

The μA79M00 series of 3-Terminal Medium Current Negative Voltage Regulators are constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown, and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 0.5 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-39 Packages
- Output Voltages Of -5 V, -8 V, -12 V, and -15 V

**Absolute Maximum Ratings**

## Storage Temperature Range

TO-39 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C

## Operating Junction Temperature Range

Extended (μA79M00M)	-55°C to +150°C
Commercial (μA79M00AC)	0°C to +150°C

## Lead Temperature

TO-39 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 60 s)	265°C


## Power Dissipation

Input Voltage	Internally Limited
-5.0 V to -15 V	-35 V

**Connection Diagram**

## TO-39 Package

## (Top View)



CD00171F

Lead 3 connected to case.


**Order Information**

Device Code	Package Code	Package Description
μA79M05HM	FC	Metal
μA79M08HM	FC	Metal
μA79M12HM	FC	Metal
μA79M15HM	FC	Metal
μA79M05AHC	FC	Metal
μA79M08AHC	FC	Metal
μA79M12AHC	FC	Metal
μA79M15AHC	FC	Metal

**Connection Diagram**

## TO-220 Package

## (Top View)




CD00181F

Lead 3 connected to case.

**Order Information**

Device Code	Package Code	Package Description
μA79M05AUC	GH	Molded Power Pack
μA79M08AUC	GH	Molded Power Pack
μA79M12AUC	GH	Molded Power Pack
μA79M15AUC	GH	Molded Power Pack

Equivalent Circuit



BD00162F

$\mu$ A79M05H

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -10\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic		Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		-5.2	-5.0	-4.8	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	$-25\text{ V} \leq V_I \leq -7.0\text{ V}$	7.0	50		mV
			$-18\text{ V} \leq V_I \leq -8.0\text{ V}$	3.0	30			
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$		75	100		mV
		$T_J = 25^\circ\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$		50				
$V_O$	Output Voltage		$-25\text{ V} \leq V_I \leq -7.0\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$		-5.25		-4.75	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-25\text{ V} \leq V_I \leq -8.0\text{ V}$			0.4		mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.4		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		25	80		$\mu\text{V}/V_O$

## $\mu$ A79M00 Series

### $\mu$ A79M05H (Cont.)

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>	Min	Typ	Max	Unit
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$	50			dB
$V_{DO}$	Dropout Voltage	$T_J = 25^\circ\text{C}$		1.1	2.3	V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = -35 \text{ V}$			0.6	A
$I_{PK}$	Peak Output Current	$V_I - V_O = 10 \text{ V}$ , $T_J = 25^\circ\text{C}$	0.5	0.65	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			0.3	$\text{mV}/^\circ\text{C}/V_O$

### $\mu$ A79M05AC

**Electrical Characteristics**  $-0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -10 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>	Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$	-5.2	-5.0	-4.8	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	-25 V $\leq V_I \leq -7.0 \text{ V}$	7.0	50	mV
			-18 V $\leq V_I \leq -8.0 \text{ V}$	3.0	30	
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$ , $5.0 \text{ mA} \leq I_O \leq 500 \text{ mA}$		75	100	mV
		$T_J = 25^\circ\text{C}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			50	
$V_O$	Output Voltage	$-25 \text{ V} \leq V_I \leq -7.0 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$ , $P_D \leq 4.0 \text{ W}$	-5.25		-4.75	V
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$		1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	-25 V $\leq V_I \leq -8.0 \text{ V}$		0.4	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$		0.4	
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$		125		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}$ $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$	50			dB
$V_{DO}$	Dropout Voltage	$T_J = 25^\circ\text{C}$		1.1		V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = -30 \text{ V}$		140		mA
$I_{PK}$	Peak Output Current	$V_I - V_O = 10 \text{ V}$ , $T_J = 25^\circ\text{C}$		650		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.4		$\text{mV}/^\circ\text{C}$

## $\mu$ A79M00 Series

### $\mu$ A79M08H

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -14\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic		Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		-8.3	-8.0	-7.7	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	$-25\text{ V} \leq V_I \leq -10.5\text{ V}$		8.0	80	mV
			$-21\text{ V} \leq V_I \leq -11\text{ V}$		4.0	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$			90	160	mV
		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			60			
$V_O$	Output Voltage		$-25\text{ V} \leq V_I \leq -10.5\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$		-8.4		-7.6	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-25\text{ V} \leq V_I \leq -10.5\text{ V}$				0.4	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$				0.4	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			25	80	$\mu\text{V}/V_O$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -13\text{ V}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		50			dB
$V_{DO}$	Dropout Voltage		$T_J = 25^{\circ}\text{C}$			1.1	2.3	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = -35\text{ V}$				0.6	A
$I_{PK}$	Peak Output Current		$V_I - V_O = 10\text{ V}$ , $T_J = 25^{\circ}\text{C}$		0.5	0.65	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$				0.3	$\text{mV}/^{\circ}\text{C}/V_O$

### $\mu$ A79M08AC

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -14\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2\text{ }\mu\text{F}$ ,  $C_O = 1\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic		Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$		-8.3	-8.0	-7.7	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	$-25\text{ V} \leq V_I \leq -10.5\text{ V}$		8.0	80	mV
			$-21\text{ V} \leq V_I \leq -11\text{ V}$		4.0	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$			90	160	mV
		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			60			
$V_O$	Output Voltage		$-25\text{ V} \leq V_I \leq -10.5\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$		-8.4		-7.6	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$			1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-25\text{ V} \leq V_I \leq -10.5\text{ V}$				0.4	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$				0.4	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			200		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -13\text{ V}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		50			dB

## **$\mu$ A79M00 Series**

### **$\mu$ A79M08AC (Cont.)**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -14 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 2 \text{ }\mu\text{F}$ ,  $C_O = 1 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>	Min	Typ	Max	Unit
$V_{DO}$	Dropout Voltage	$T_J = 25^\circ\text{C}$		1.1		V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = -30 \text{ V}$		140		mA
$I_{PK}$	Peak Output Current	$V_I - V_O = 10 \text{ V}$ , $T_J = 25^\circ\text{C}$		650		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.6		$\text{mV}/^\circ\text{C}$

### **$\mu$ A79M12H**

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -19 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$		-12.5	-12	-11.5	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-30 \text{ V} \leq V_I \leq -14.5 \text{ V}$		9.0	80	mV
			$-25 \text{ V} \leq V_I \leq -15 \text{ V}$		5.0	50	
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$ , $5.0 \text{ mA} \leq I_O \leq 500 \text{ mA}$		65	240		mV
		$T_J = 25^\circ\text{C}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			45		
$V_O$	Output Voltage	$-30 \text{ V} \leq V_I \leq -14.5 \text{ V}$ , $5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$ , $P_D \leq 4.0 \text{ W}$		-12.6		-11.4	V
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			1.5	3.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-30 \text{ V} \leq V_I \leq -14.5 \text{ V}$			0.4	mA
		with load	$5.0 \text{ mA} \leq I_O \leq 350 \text{ mA}$			0.4	
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			25	80	$\mu\text{V}/V_O$
$\Delta V_I - \Delta V_O$	Ripple Rejection	$V_I \leq -17 \text{ V}$ , $f = 2400 \text{ Hz}$ , $I_O = 125 \text{ mA}$ , $T_J = 25^\circ\text{C}$		50			dB
$V_{DO}$	Dropout Voltage	$T_J = 25^\circ\text{C}$			1.1	2.3	V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^\circ\text{C}$ , $V_I = -35 \text{ V}$				0.6	A
$I_{PK}$	Peak Output Current	$V_I - V_O = 10 \text{ V}$ , $T_J = 25^\circ\text{C}$		0.5	0.65	1.4	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				0.3	$\text{mV}/^\circ\text{C}/V_O$

### **$\mu$ A79M12AC**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -19 \text{ V}$ ,  $I_O = 350 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$		-12.5	-12	-11.5	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-30 \text{ V} \leq V_I \leq -14.5 \text{ V}$		9.0	80	mV
			$-25 \text{ V} \leq V_I \leq -15 \text{ V}$		5.0	50	

## μA79M00 Series

### μA79M12AC (Cont.)

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -19\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic		Condition <sup>3</sup>	Min	Typ	Max	Unit
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$		65	240	mV
			$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$		45		
$V_O$	Output Voltage		$-30\text{ V} \leq V_I \leq -14.5\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$	-12.6		-11.4	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$		1.5	3.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-30\text{ V} \leq V_I \leq -14.5\text{ V}$			0.4	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.4	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		300		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		$V_I = -17\text{ V}$ , $f = 2400\text{ Hz}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	50			dB
$V_{DO}$	Dropout Voltage		$T_J = 25^{\circ}\text{C}$		1.1		V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = -30\text{ V}$		140		mA
$I_{pk}$	Peak Output Current		$V_I - V_O = 10\text{ V}$ , $T_J = 25^{\circ}\text{C}$		650		mA
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$		0.8		mV/°C

### μA79M15H

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic		Condition <sup>3</sup>	Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^{\circ}\text{C}$	-15.6	-15	-14.4	V
$V_R$ LINE	Line Regulation		$T_J = 25^{\circ}\text{C}$	-30 V $\leq V_I \leq -17.5\text{ V}$		9.0	mV
				-28 V $\leq V_I \leq -18\text{ V}$		7.0	
$V_R$ LOAD	Load Regulation		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$		65	240	mV
			$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$		45		
$V_O$	Output Voltage		$-30\text{ V} \leq V_I \leq -17.5\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$	-15.75		-14.25	V
$I_Q$	Quiescent Current		$T_J = 25^{\circ}\text{C}$		1.5	3.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-30\text{ V} \leq V_I \leq -17.5\text{ V}$			0.4	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.4	
$N_O$	Noise		$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		25	80	μV/V <sub>O</sub>
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -20\text{ V}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	50			dB
$V_{DO}$	Dropout Voltage		$T_J = 25^{\circ}\text{C}$		1.1	2.3	V
$I_{OS}$	Output Short Circuit Current		$T_J = 25^{\circ}\text{C}$ , $V_I = -35\text{ V}$			0.6	A
$I_{pk}$	Peak Output Current		$V_I - V_O = 10\text{ V}$ , $T_J = 25^{\circ}\text{C}$	0.5	0.65	1.4	A

## μA79M00 Series

### μA79M15H (Cont.)

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>

Symbol	Characteristic	Condition <sup>3</sup>	Min	Typ	Max	Unit
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$			0.3	$\text{mV}/^{\circ}\text{C}/V_O$

### μA79M15AC

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 350\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.<sup>1,2</sup>


Symbol	Characteristic	Condition <sup>3</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$		-15.6	-15	-14.4	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	$-30\text{ V} \leq V_I \leq -17.5\text{ V}$		9.0	80	mV
			$-28\text{ V} \leq V_I \leq -18\text{ V}$		7.0	50	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 500\text{ mA}$			65	240	mV
		$T_J = 25^{\circ}\text{C}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			45		
$V_O$	Output Voltage	$-30\text{ V} \leq V_I \leq -17.5\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 350\text{ mA}$ , $P_D \leq 4.0\text{ W}$		-15.75		-14.25	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$			1.5	3.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-30\text{ V} \leq V_I \leq -17.5\text{ V}$			0.4	mA
		with load	$5.0\text{ mA} \leq I_O \leq 350\text{ mA}$			0.4	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			375		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $V_I = -20\text{ V}$ , $I_O = 125\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		50			dB
$V_{DO}$	Dropout Voltage	$T_J = 25^{\circ}\text{C}$			1.1		V
$I_{OS}$	Output Short Circuit Current	$T_J = 25^{\circ}\text{C}$ , $V_I = -30\text{ V}$			140		mA
$I_{pk}$	Peak Output Current	$V_I - V_O = 10\text{ V}$ , $T_J = 25^{\circ}\text{C}$			650		mA
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$			1.0		$\text{mV}/^{\circ}\text{C}$

#### Notes


1. See Test Circuit.
2. The convention for negative regulators is the algebraic values, thus -15 V is less than -10 V.
3. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

### Typical Performance Curves


**Worst Case Power Dissipation vs Ambient Temperature (TO-39)**




**Worst Case Power Dissipation vs Ambient Temperature (TO-220)**




**Peak Output Current vs Input/Output Voltage Differential**




**Output Voltage vs Junction Temperature**




**Dropout Voltage vs Junction Temperature**




**Quiescent Current vs Input Voltage**




**Quiescent Current vs Ambient Temperature**



**Ripple Rejection vs Frequency**




**Ripple Rejection vs Output Voltages**




## Typical Performance Curves (Cont.)

### Line Transient Response




PC01761F

### Load Transient Response



PC01751F

### Output Impedance vs Frequency



PC01701F

## Design Considerations

The  $\mu$ A79M00 fixed voltage regulator series have thermal-overload protection from excessive power, internal short-circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

The safe-area protection network may cause the device to latch-up if the output is shorted and the regulator is operating with high input voltages. This mode of operation will not damage the device. However, power (input voltage or the load) must be interrupted momentarily for the device to recover from the latched condition.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for  $\mu$ A79M00, 125°C for  $\mu$ A79M00C and  $\mu$ A7900MAC) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$	Max $\theta_{JC}$	Typ $\theta_{JA}$	Max $\theta_{JA}$
TO-39	18.0	25	120	140
TO-220	3.0	5.0	60	40

$$P_{D\text{MAX}} = \frac{T_j \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or} \quad (1)$$

$$= \frac{T_j \text{ Max} - T_A}{\theta_{JA}} \text{ (Without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

## Solving for $T_j$ :

$$T_j = T_A + P_D (\theta_{JC} + \theta_{CA}) \text{ or}$$

$$= T_A + P_D \theta_{JA} \text{ (Without a heat sink)}$$

Where:


- $T_j$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $\theta_{CA}$  = Case-to-ambient thermal resistance
- $\theta_{CS}$  = Case-to-heat sink thermal resistance
- $\theta_{SA}$  = Heat sink-to-ambient thermal resistance
- $\theta_{JA}$  = Junction-to-ambient thermal resistance

## Typical Applications

Bypass capacitors are necessary for stable operation of the  $\mu$ A79M00 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2.0  $\mu$ F on the input, 1.0  $\mu$ F on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10  $\mu$ F or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

## Fixed Output Regulator Test Circuit



CR00341F

# **$\mu$ A7900 Series 3-Terminal Negative Voltage Regulators**

## Linear Division Voltage Regulators

## Description

The  $\mu$ A7900 series of monolithic 3-terminal negative regulators is manufactured using the Fairchild Planar Epitaxial process. These negative regulators are intended as complements to the popular  $\mu$ A7800 series of positive voltage regulators, and they are available in voltage options from -5.0 V to -15 V. The  $\mu$ A7900 series employ internal current-limiting, thermal shutdown, and safe-area compensation, making them virtually indestructible.

- Output Current In Excess Of 1.0 A
  - Internal Thermal Overload Protection
  - Internal Short Circuit Current-Limiting
  - Output Transistor Safe-Area Compensation
  - Available In JEDEC TO-220 And TO-3 Packages
  - Output Voltages of -5 V, -8 V, -12 V, and -15 V

## Absolute Maximum Ratings

### Storage Temperature Range

TO-3 Metal Can                    -65°C to +175°C  
 TO-220 Package                    -65°C to +150°C

#### Operating Junction Temperature Range

Operating Temperature Range  
 Extended ( $\mu$ A7900M)  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Commercial ( $\mu$ A7900C)  $0^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

#### Lead Temperature

Lead Temperature  
 TO-3 Metal (soldering, 60 s) 300°C  
 TO-220 Package (soldering, 10 s) 265°C

TO-220 Package  
Power Dissipation

#### Power Dissipation Input Voltage

**Input Voltage**  
5 V to 15 V


### Note

1. The convention for Negative Regulators is the Algebraic value, thus  $-15$  is less than  $-10$  V.

## Connection Diagram

## **TO-3 Package**

(Top View)



6


## **Order Information**

<b>Device Code</b>	<b>Package Code</b>	<b>Package Description</b>
$\mu$ A7905KM	HJ	Metal
$\mu$ A7908KM	HJ	Metal
$\mu$ A7912KM	HJ	Metal
$\mu$ A7915KM	HJ	Metal
$\mu$ A7905KC	HJ	Metal
$\mu$ A7908KC	HJ	Metal
$\mu$ A7912KC	HJ	Metal
$\mu$ A7915KC	HJ	Metal

## Connection Diagram

## **TO-220 Package**

(Top View)




6200181

Lead 3 connected to case.

## **Order Information**

<b>Device Code</b>	<b>Package Code</b>	<b>Package Description</b>
μA7905UC	GH	Molded Power Pack
μA7908UC	GH	Molded Power Pack
μA7912UC	GH	Molded Power Pack
μA7915UC	GH	Molded Power Pack

**Equivalent Circuit**



EQ00641F

## $\mu$ A7900 Series

### $\mu$ A7905

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		-4.8	-5.0	-5.2	V	
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	$-7.0 \text{ V} \leq V_I \leq -25 \text{ V}$		3.0	50	mV	
		$-2.0 \text{ V} \leq V_I \leq -12 \text{ V}$			1.0	25			
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		15	100	mV	
		$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$			5.0	25			
$V_O$	Output Voltage		$-8.0 \text{ V} \leq V_I \leq -20 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $p \leq 15 \text{ W}$		-4.70		-5.30	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.0	2.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$-8.0 \text{ V} \leq V_I \leq -25 \text{ V}$				1.3	mA	
			with load				0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			25	80	$\mu\text{V}/V_O$	
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}$ , $I_O = 350 \text{ mA}$ , $T_J = 25^\circ\text{C}$		54	60		dB	
$V_{PO}$	Dropout Voltage		$I_O = 1.0 \text{ A}$ , $T_J = 25^\circ\text{C}$			1.1	2.3	V	
$I_{pk}$	Peak Output Current		$T_J = 25^\circ\text{C}$		1.3	2.1	3.3	A	
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0 \text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				0.3	$\text{mV}/^\circ\text{C}/V_O$	
$I_{OS}$	Output Short Circuit Current		$V_I = -35 \text{ V}$ , $T_J = 25^\circ\text{C}$				1.2	A	

### $\mu$ A7905C

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		-4.8	-5.0	-5.2	V
$V_R$ LINE	Line Regulation		$T_J = 25^\circ\text{C}$	$-7.0 \text{ V} \leq V_I \leq -25 \text{ V}$		3.0	100	mV
		$-8.0 \text{ V} \leq V_I \leq -12 \text{ V}$			1.0	50		
$V_R$ LOAD	Load Regulation		$T_J = 25^\circ\text{C}$	$5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		15	100	mV
		$250 \text{ mA} \leq I_O \leq 750 \text{ mA}$			5.0	50		
$V_O$	Output Voltage		$-7.0 \text{ V} \leq V_I \leq -20 \text{ V}$ $5.0 \text{ mA} \leq I_O \leq 1.0 \text{ A}$ $p \leq 15 \text{ W}$		-4.75		-5.25	V
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	$-7.0 \text{ V} \leq V_I \leq -25 \text{ V}$				1.3	mA
			with load				0.5	
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$			125		$\mu\text{V}$

## **$\mu$ A7900 Series**

### **$\mu$ A7905C (Cont.)**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -10\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	54	60		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$		1.1		V
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$		2.1		A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$		0.4		$\text{mV}/^{\circ}\text{C}$

### **$\mu$ A7908**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -14\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$	-7.7	-8.0	-8.3	V
$V_R$ LINE	Line Regulation	$T_J = 25^{\circ}\text{C}$	-10.5 V $\leq V_I \leq -25$ V	6.0	80	mV
			-11 V $\leq V_I \leq -17$ V	2.0	40	
$V_R$ LOAD	Load Regulation	$T_J = 25^{\circ}\text{C}$	5.0 mA $\leq I_O \leq 1.5$ A	12	100	mV
			250 mA $\leq I_O \leq 750$ mA	4.0	40	
$V_O$	Output Voltage	-11.5 V $\leq V_I \leq -23$ V, 5.0 mA $\leq I_O \leq 1.0$ A, $P \leq 15$ W	-7.6		-8.4	V
$I_Q$	Quiescent Current	$T_J = 25^{\circ}\text{C}$		1.0	2.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	-11.5 V $\leq V_I \leq -25$ V		1.0	mA
		with load	5.0 mA $\leq I_O \leq 1.0$ A		0.5	
$N_O$	Noise	$T_A = 25^{\circ}\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		25	80	$\mu\text{V}/\text{V}_O$
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $V_I = -13\text{ V}$ $I_O = 350\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	54	60		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^{\circ}\text{C}$		1.1	2.3	V
$I_{pk}$	Peak Output Current	$T_J = 25^{\circ}\text{C}$	1.3	2.1	3.3	A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$			0.3	$\text{mV}/^{\circ}\text{C}/V_O$
$I_{OS}$	Output Short Circuit Current	$V_I = -35\text{ V}$ , $T_J = 25^{\circ}\text{C}$			1.2	A

### **$\mu$ A7908C**

**Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_I = -14\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^{\circ}\text{C}$	-7.7	-8.0	-8.3	V

## $\mu$ A7900 Series

### $\mu$ A7908C (Cont.)

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -14\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-10.5\text{ V} \leq V_I \leq -25\text{ V}$		6.0	160	mV		
			$-11\text{ V} \leq V_I \leq -17\text{ V}$		2.0	80			
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$		12	160	mV		
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	80			
$V_O$	Output Voltage		$-10.5\text{ V} \leq V_I \leq -23\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		-7.6		-8.4	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.0	2.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$-10.5\text{ V} \leq V_I \leq -25\text{ V}$				1.0	mA	
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			200		$\mu\text{V}$	
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -13\text{ V}$ , $I_O = 350\text{ mA}$ , $T_J = 25^\circ\text{C}$		54	60		dB	
$V_{DO}$	Dropout Voltage		$I_O = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$			1.1		V	
$I_{pk}$	Peak Output Current		$T_J = 25^\circ\text{C}$			2.1		A	
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			0.6		$\text{mV}/^\circ\text{C}$	

### $\mu$ A7912

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		-11.5	-12.0	-12.5	V	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-14.5\text{ V} \leq V_I \leq -30\text{ V}$		10	120	mV		
			$-16\text{ V} \leq V_I \leq -22\text{ V}$		3.0	60			
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ mA}$		12	120	mV		
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$		4.0	60			
$V_O$	Output Voltage		$-15.5\text{ V} \leq V_I \leq -27\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		-11.4		-12.6	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.5	3.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$-15\text{ V} \leq V_I \leq -30\text{ V}$				1.0	mA	
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			25	80	$\mu\text{V}/V_O$	
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -17\text{ V}$ , $I_O = 350\text{ mA}$ , $T_J = 25^\circ\text{C}$		54	60		dB	

## $\mu$ A7900 Series

### $\mu$ A7912 (Cont.)

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$		1.1	2.3	V
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$	1.3	2.1	3.3	A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 150^\circ\text{C}$			0.3	mV/ $^\circ\text{C}$ / $V_O$
$I_{os}$	Output Short Circuit Current	$V_I = -35\text{ V}$ , $T_J = 25^\circ\text{C}$			1.2	A

### $\mu$ A7912C

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -19\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$		-11.5	-12.0	-12.5	V
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	-14.5 V $\leq V_I \leq -30\text{ V}$		10	240	mV
			-16 V $\leq V_I \leq -22\text{ V}$		3.0	120	
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	5.0 mA $\leq I_O \leq 1.5\text{ A}$		12	240	mV
			250 mA $\leq I_O \leq 750\text{ mA}$		4.0	120	
$V_O$	Output Voltage	$-14.5\text{ V} \leq V_I \leq -27\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		-11.4		-12.6	V
$I_Q$	Quiescent Current	$T_J = 25^\circ\text{C}$			1.5	3.0	mA
$\Delta I_Q$	Quiescent Current Change	with line	-14.5 V $\leq V_I \leq -30\text{ V}$			1.0	mA
		with load	5.0 mA $\leq I_O \leq 1.0\text{ A}$			0.5	
$N_O$	Noise	$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			300		$\mu\text{V}$
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $V_I = -17\text{ V}$ , $I_O = 350\text{ mA}$ , $T_J = 25^\circ\text{C}$		54	60		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$			1.1		V
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$			2.1		A
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			0.8		mV/ $^\circ\text{C}$

#### Notes

- All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

### $\mu$ A7915

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_O$	Output Voltage	$T_J = 25^\circ\text{C}$	-14.4	-15.0	-15.6	V

## $\mu$ A7900 Series

### $\mu$ A7915 (Cont.)

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2.0\text{ }\mu\text{F}$ ,  $C_O = 1.0\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-17.5\text{ V} \leq V_I \leq -30\text{ V}$			11	150	mV	
			$-20\text{ V} \leq V_I \leq -26\text{ V}$			3.0	75		
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$			12	150	mV	
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$			4.0	75		
$V_O$	Output Voltage		$-18.5\text{ V} \leq V_I \leq -30\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		-14.25		-15.75	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.5	3.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$-18.5\text{ V} \leq V_I \leq -30\text{ V}$				1.0	mA	
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			25	80	$\mu\text{V}/V_O$	
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 2400\text{ Hz}$ , $V_I = -20\text{ V}$ , $I_O = 350\text{ mA}$ , $T_J = 25^\circ\text{C}$		54	60		dB	
$V_{DO}$	Dropout Voltage		$I_O = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$			1.1	2.3	V	
$I_{pk}$	Peak Output Current		$T_J = 25^\circ\text{C}$		1.3	2.1	3.3	A	
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage		$I_O = 5.0\text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				0.3	$\text{mV}/^\circ\text{C}/V_O$	
$I_{os}$	Output Short Circuit Current		$V_I = -35\text{ V}$ , $T_J = 25^\circ\text{C}$				1.2	A	

6

### $\mu$ A7915C

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2\text{ }\mu\text{F}$ ,  $C_O = 1\text{ }\mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic		Condition <sup>1</sup>		Min	Typ	Max	Unit	
$V_O$	Output Voltage		$T_J = 25^\circ\text{C}$		-14.4	-15.0	-15.6	V	
$V_R$ LINE	Line Regulation	$T_J = 25^\circ\text{C}$	$-17.5\text{ V} \leq V_I \leq -30\text{ V}$			11	300	mV	
			$-20\text{ V} \leq V_I \leq -26\text{ V}$			3.0	150		
$V_R$ LOAD	Load Regulation	$T_J = 25^\circ\text{C}$	$5.0\text{ mA} \leq I_O \leq 1.5\text{ A}$			12	300	mV	
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$			4.0	150		
$V_O$	Output Voltage		$-17.5\text{ V} \leq V_I \leq -30\text{ V}$ , $5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$		-14.25		-15.75	V	
$I_Q$	Quiescent Current		$T_J = 25^\circ\text{C}$			1.5	3.0	mA	
$\Delta I_Q$	Quiescent Current Change	with line	$-17.5\text{ V} \leq V_I \leq -30\text{ V}$				1.0	mA	
		with load	$5.0\text{ mA} \leq I_O \leq 1.0\text{ A}$				0.5		
$N_O$	Noise		$T_A = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$			375		$\mu\text{V}$	

# $\mu$ A7900 Series

## $\mu$ A7915C (Cont.)

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ,  $V_I = -23\text{ V}$ ,  $I_O = 500\text{ mA}$ ,  $C_I = 2\text{ }\mu\text{F}$ ,  $C_O = 1\text{ }\mu\text{F}$ , unless otherwise specified.


Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400\text{ Hz}$ , $V_I = -20\text{ V}$ , $I_O = 350\text{ mA}$ , $T_J = 25^\circ\text{C}$	54	60		dB
$V_{DO}$	Dropout Voltage	$I_O = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$		1.1		V
$I_{pk}$	Peak Output Current	$T_J = 25^\circ\text{C}$		2.1		A
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_O = 5.0\text{ mA}$ , $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.0		mV/°C

### Notes

1. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq 10\text{ ms}$ , duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.


## Typical Performance Curves

### Worst Case Power Dissipation vs Ambient Temperature (TO-3)




PC09400F

### Worst Case Power Dissipation vs Ambient Temperature (TO-220)




PC0990F

### Peak Output Current vs Input/Output Voltage Differential




PC09430F

### Output Voltage vs Junction Temperature




PC09420F

### Dropout Voltage vs Junction Temperature



PC09410F

### Quiescent Current vs Input Voltage




PC09490F

# $\mu$ A7900 Series


## Typical Performance Curves (Cont.)

Quiescent Current vs Temperature




PC09501F

Ripple Rejection vs Frequency



PC09450F


Ripple Rejection vs Output Voltages



PC09480F


6

Line Transient Response




PC09470F

Load Transient Response



PC09460F

Output Impedance vs Frequency



PC09440F

## Design Considerations

The  $\mu$ A7900 fixed voltage regulator series has thermal overload protection from excessive power dissipation, internal short circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for  $\mu$ A7900, 125°C for  $\mu$ A7900C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $\theta_{JC}$ °C/W	Max $\theta_{JC}$ °C/W	Typ $\theta_{JA}$ °C/W	Max $\theta_{JA}$ °C/W
TO-3	3.5	5.5	40	35
TO-220	3.0	5.0	60	40

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_J \text{ Max} T_A}{\theta_{JA}}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA} \text{ (Without heat sink)}$$

Solving for  $T_J$ :

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA}) \text{ or} \\ = T_A + P_D \theta_{JA} \text{ (Without heat sink)}$$

# $\mu$ A7900 Series

Where:


- $T_J$  = Junction Temperature
- $T_A$  = Ambient Temperature
- $P_D$  = Power Dissipation
- $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance
- $\theta_{JC}$  = Junction-to-Case Thermal Resistance
- $\theta_{CA}$  = Case-to-Ambient Thermal Resistance
- $\theta_{CS}$  = Case-to-Heat Sink Thermal Resistance
- $\theta_{SA}$  = Heat Sink-to-Ambient Thermal Resistance

## Typical Applications

Bypass capacitors are necessary for stable operation of the  $\mu$ A7900 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.


The bypass capacitors, (2.0  $\mu$ F on the input, 1.0  $\mu$ F on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10  $\mu$ F or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

### Fixed Output Regulator




CR03710F

### High Current Voltage Regulator




CR03720F

### Output Current HIGH, Foldback Current-Limited



CR03730F


### Output Current HIGH, Short Circuit Protected



CR03740F

$$RSC = \frac{V_{BE(Q2)}}{I_{OS}}$$

### Operational Amplifier Supply ( $\pm 15$ V at 1.0 A)



CR03750F



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# $\mu\text{A}101\text{A} \bullet \mu\text{A}201\text{A} \bullet \mu\text{A}301\text{A}$

## General Purpose Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$ , and  $\mu\text{A}301\text{A}$  are general purpose monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. These integrated circuits are intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents of the  $\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$ , or  $\mu\text{A}301\text{A}$ . Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch up coupled with internal short circuit protection make the  $\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$  and  $\mu\text{A}301\text{A}$  virtually foolproof.

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu\text{A}101\text{AM}$ )	-55°C to +125°C
Industrial ( $\mu\text{A}201\text{AV}$ )	-25°C to +85°C
Commercial ( $\mu\text{A}301\text{AC}$ )	0°C to +70°C

## Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

## Supply Voltage

$\mu\text{A}101\text{A}$ , $\mu\text{A}201\text{A}$	$\pm 22$ V
$\mu\text{A}301\text{A}$	$\pm 18$ V

## Differential Input Voltage


	$\pm 30$ V
Input Voltage <sup>3</sup>	$\pm 15$ V

Output Short Circuit Duration<sup>4</sup>

Indefinite

**Notes**

1.  $T_{j\ Max} = 150^\circ\text{C}$  for the Molded DIP and SO-8, and  $175^\circ\text{C}$  for the Metal Can.
2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 8L-Metal Can at  $6.7 \text{ mW}/^\circ\text{C}$ , the 8L-Molded DIP at  $7.5 \text{ mW}/^\circ\text{C}$  and the SO-8 at  $6.5 \text{ mW}/^\circ\text{C}$ .
3. For supply voltage less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.
4. Short circuit may be ground or either supply.  $\mu\text{A}101\text{A}$  and  $\mu\text{A}201\text{A}$  ratings apply to  $+125^\circ\text{C}$  case temperature or  $+75^\circ\text{C}$  ambient temperature.  $\mu\text{A}301\text{A}$  ratings apply for case temperatures to  $70^\circ\text{C}$ .


**Connection Diagram**8-Lead Metal Package  
(Top View)

CD00511F

Lead 4 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}101\text{AHM}$	5W	Metal
$\mu\text{A}201\text{AHV}$	5W	Metal
$\mu\text{A}301\text{AHC}$	5W	Metal


**Connection Diagram**8-Lead DIP and SO-8 Package  
(Top View)

CD00541F

**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}301\text{ASC}$	KC	Molded Surface Mount
$\mu\text{A}301\text{ATC}$	9T	Molded DIP

**Equivalent Circuit**



EQ00031F

**$\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$  and  $\mu\text{A}301\text{A}$**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$  for the  $\mu\text{A}101\text{A}$  and  $\mu\text{A}201\text{A}$ ,  
 $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$  for the  $\mu\text{A}301\text{A}$ , unless otherwise specified.


Symbol	Characteristic	Condition	$\mu\text{A}101\text{A}$ , $\mu\text{A}201\text{A}$			$\mu\text{A}301\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		0.7	2.0		2.0	7.5	mV
$I_{IO}$	Input Offset Current			1.5	10		3.0	50	nA
$I_{IB}$	Input Bias Current			30	75		70	250	nA
$Z_I$	Input Impedance		1.5	4.0		0.5	2.0		M $\Omega$
$I_{CC}$	Supply Current	$V_{CC} = \pm 20 \text{ V}$		1.8	3.0				mA
		$V_{CC} = \pm 15 \text{ V}$					1.8	3.0	
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	160		25	160		V/mV

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the  $\mu\text{A}101\text{A}$ , and  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for the  $\mu\text{A}201\text{A}$ , and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for the  $\mu\text{A}301\text{A}$ .

$V_{IO}$	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$			3.0			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$T_A \text{ Min} \leq T_A \leq T_A \text{ Max}$		6.0	15		6.0	30	$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				20			70	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq T_A \text{ Max}$		0.01	0.1		0.01	0.3	$\text{nA}/^\circ\text{C}$
		$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		0.02	0.2		0.02	0.6	
$I_{IB}$	Input Bias Current				100			300	nA
$I_{CC}$	Supply Current	$T_A = T_A \text{ Max}$ , $V_{CC} = \pm 20 \text{ V}$		1.2	2.5				mA
CMR	Common Mode Rejection	$R_S \leq 50 \text{ k}\Omega$	80	96		70	90		dB
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 20 \text{ V}$	$\pm 15$						V
		$V_{CC} = \pm 15 \text{ V}$				$\pm 12$			
PSRR	Power Supply Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	80	96		70	96		dB
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			15			V/mV
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$		$\pm 12$	$\pm 14$	V
			$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 13$	


### Typical Performance Curves

**Input Voltage Range vs Supply Voltage ( $\mu\text{A}101\text{A}$  and  $201\text{A}$ )**




PC04281F

**Output Swing vs Supply Voltage ( $\mu\text{A}101\text{A}$  and  $201\text{A}$ )**




PC04290F

**Voltage Gain vs Supply Voltage ( $\mu\text{A}101\text{A}$  and  $201\text{A}$ )**




PC04300F

**Input Voltage Range vs Supply Voltage ( $\mu\text{A}301\text{A}$ )**




PC04311F

**Output Swing vs Supply Voltage ( $\mu\text{A}301\text{A}$ )**




PC04320F

**Voltage Gain vs Supply Voltage ( $\mu\text{A}301\text{A}$ )**




PC04330F

**Open Loop Frequency Response ( $\mu\text{A}101\text{A}$ ,  $201\text{A}$ , and  $301\text{A}$ )**




PC04341F

**Open Loop Frequency Response ( $\mu\text{A}101\text{A}$ ,  $201\text{A}$ , and  $301\text{A}$ )**



PC04351F


**Open Loop Frequency Response ( $\mu\text{A}101\text{A}$ ,  $201\text{A}$ , and  $301\text{A}$ )**




PC04361F

Typical Performance Curves for  $\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$ , and  $\mu\text{A}301\text{A}$  (Cont.)


Large Signal Frequency Response




Large Signal Frequency Response




Large Signal Frequency Response




Voltage Follower Pulse Response




Voltage Follower Pulse Response




Voltage Follower Pulse Response




Supply Voltage Current vs Supply Voltage



Voltage Gain vs Supply Voltage




Current Limiting




Typical Performance Curves for  $\mu\text{A}101\text{A}$ ,  $\mu\text{A}201\text{A}$ , and  $\mu\text{A}301\text{A}$  (Cont.)


Input Current vs Temperature  
( $\mu\text{A}101\text{A}$  and  $\mu\text{A}201\text{A}$ )




Input Current vs Temperature  
( $\mu\text{A}301\text{A}$  only)




Input Noise Voltage vs Frequency




Input Noise Current vs Frequency  
( $\mu\text{A}101\text{A}$  and  $\mu\text{A}201\text{A}$ )




Input Noise Current vs Frequency  
( $\mu\text{A}301\text{A}$ )




Common Mode Rejection vs Frequency



Supply Rejection vs Frequency




Closed Loop Output Impedance vs Frequency



### Compensation Circuits (Note 2)


#### Single Pole Compensation



$$C_1 \geq \frac{R_1 C_s}{R_1 + R_2}$$

$C_s = 30 \text{ pF}$


#### Two Pole Compensation



$$C_1 \geq \frac{R_1 C_s}{R_1 + R_2}$$


$C_s = 30 \text{ pF}$   
 $C_2 = 10 C_1$

#### Feed Forward Compensation




### Typical Applications (Note 2)

#### Fast Voltage Follower




Power Bandwidth: 15 kHz  
Slew Rate: 1 V/ $\mu$ s

#### Inverting Amplifier With Balancing Circuit



#### Voltage Comparator For Driving Or DTL Integrated Circuits




#### Notes


1. May be zero or equal to parallel combination of R1 and R2 for minimum offset.
2. All lead numbers shown refer to 8-lead metal package.

**Typical Applications (Cont.) (Note 2)**

**Low Frequency Square Wave Generator**




**Circuit For Operating Without A Negative Supply**



**Notes**

1. Adjust  $C_1$  for frequency
2. All lead numbers shown refer to 8-lead metal package

**Practical Differentiator**



$$f_c = \frac{1}{2\pi R_2 C_1}$$

$$f_h = \frac{1}{2\pi R_1 C_1} = \frac{1}{2\pi R_2 C_2}$$

$$f_c < f_h < f_{unity\ gain}$$

# $\mu\text{A}101 \bullet \mu\text{A}201$

## General Purpose Operational Amplifiers

Linear Division Operational Amplifiers

### Description

The  $\mu\text{A}101$  and  $\mu\text{A}201$  are general purpose monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where tailoring of frequency characteristics is desirable. The  $\mu\text{A}101$  and  $\mu\text{A}201$  compensate easily with a single external component. High common mode voltage range and absence of latch up make the  $\mu\text{A}101$  and  $\mu\text{A}201$  ideal for use as voltage followers. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu\text{A}101$  and  $\mu\text{A}201$  are short circuit protected and have the same lead configuration as the popular  $\mu\text{A}741$ ,  $\mu\text{A}748$  and  $\mu\text{A}709$ .

- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up

### Absolute Maximum Ratings

#### Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C

#### Operating Temperature Range<sup>1</sup>

Extended ( $\mu\text{A}101\text{M}$ )	-55°C to +125°C
Commercial ( $\mu\text{A}201\text{C}$ )	0°C to +70°C

#### Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

#### Internal Power Dissipation<sup>2, 3</sup>


8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>4</sup>	$\pm 15$ V

#### Notes

1. Short circuit may be to ground or either supply. The  $\mu\text{A}101$  ratings apply to +125°C case temperature or +75°C ambient temperature. The  $\mu\text{A}201$  ratings apply to case temperatures up to +70°C.
2.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can.
3. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
4. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

### Connection Diagram

#### 8-Lead Metal Package (Top View)



CD00511F


Lead 4 connected to case.

### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}101\text{HM}$	5W	Metal
$\mu\text{A}201\text{HC}$	5W	Metal

### Connection Diagram

#### 8-Lead DIP (Top View)




CD00541F

### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}201\text{TC}$	9T	Molded DIP

## **Equivalent Circuit**



EQ00031F

**$\mu$ A101 and  $\mu$ A201**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$  for  $\mu$ A101, and  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$  for  $\mu$ A201, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A101			$\mu$ A201			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		1.0	5.0		2.0	7.5	mV
$I_{IO}$	Input Offset Current			40	200		100	500	nA
$I_{IB}$	Input Bias Current			120	500		250	1500	nA
$Z_I$	Input Impedance		300	800		100	400		k $\Omega$
$I_{CC}$	Supply Current	$V_{CC} = \pm 20 \text{ V}$		1.8	3.0				mA
		$V_{CC} = \pm 15 \text{ V}$					1.8	3.0	
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	160		20	150		V/mV

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for  $\mu$ A101, and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for  $\mu$ A201.

$V_{IO}$	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$			6.0			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S \leq 50 \text{ }\Omega$		3.0			6.0		$\mu\text{V}/^\circ\text{C}$
		$R_S \leq 50 \text{ k}\Omega$		6.0			10.0		
$I_{IO}$	Input Offset Current	$T_A = T_A \text{ Min}$		10	200		50	400	nA
		$T_A = T_A \text{ Max}$		100	500		150	750	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq T_A \text{ Max}$		0.01	0.1		0.01	0.3	nA/ $^\circ\text{C}$
		$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		0.02	0.2		0.02	0.6	
$I_{IB}$	Input Bias Current			0.28	1.5		0.32	2.0	$\mu\text{A}$
$I_{CC}$	Supply Current	$T_A = 125^\circ\text{C}$ , $V_{CC} = \pm 20 \text{ V}$		1.2	2.5				mA
CMR	Common Mode Rejection	$R_S \leq 50 \text{ k}\Omega$	70	90		65	90		dB
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 15 \text{ V}$		$\pm 12$			$\pm 12$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	70	90		70	90		dB
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			15			V/mV
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$		$\pm 12$	$\pm 14$	V
			$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 13$	

# $\mu\text{A}108/\text{A} \bullet \mu\text{A}208/\text{A} \bullet \mu\text{A}308/\text{A}$

## Super Beta Operational Amplifiers

Linear Division Operational Amplifiers

### Description

The  $\mu\text{A}108$  Super Beta Operational Amplifier series is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The  $\mu\text{A}108$  series is specially selected for extremely low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feed forward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.

- **Guaranteed Low Input Offset Characteristics**
- **High Input Impedance**
- **Low Offset Current**
- **Low Bias Current**
- **Operation Over Wide Supply Range**

### Absolute Maximum Ratings

#### Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

#### Operating Temperature Range

Extended ( $\mu\text{A}108\text{AM}$ , $\mu\text{A}108\text{M}$ )	-55°C to +125°C
Industrial ( $\mu\text{A}208\text{AV}$ , $\mu\text{A}108\text{V}$ )	-25°C to +85°C
Commercial ( $\mu\text{A}308\text{AC}$ , $\mu\text{A}308\text{C}$ )	0°C to +70°C

#### Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

#### Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

#### Supply Voltage

$\mu\text{A}108/\text{A}$ , $\mu\text{A}208/\text{A}$	$\pm 20$ V
$\mu\text{A}308/\text{A}$	$\pm 18$ V

#### Differential Input Current<sup>3</sup>

$\pm 10$  mA

#### Input Voltage<sup>4</sup>

$\pm 15$  V

#### Output Short Circuit Duration<sup>5</sup>

Indefinite

#### Notes


1.  $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP and SO-8, and  $175^\circ\text{C}$  for the Metal Can.

2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 8L-Metal Can at  $6.7 \text{ mW}/^\circ\text{C}$ , the 8L-Molded DIP at  $7.5 \text{ mW}/^\circ\text{C}$ , and the SO-8 at  $6.5 \text{ mW}/^\circ\text{C}$ .

3. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

### Connection Diagram

#### 8-Lead Metal Package (Top View)



CD00611F


Lead 4 connected to case.

### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}108\text{HM}$	5W	Metal
$\mu\text{A}108\text{AHM}$	5W	Metal
$\mu\text{A}208\text{HV}$	5W	Metal
$\mu\text{A}208\text{AHV}$	5W	Metal
$\mu\text{A}308\text{HC}$	5W	Metal
$\mu\text{A}308\text{AHC}$	5W	Metal

### Connection Diagram

#### 8-Lead DIP and SO-8 Package (Top View)



CD00621F


### Order Information

Device Code	Package Code	Package Description
$\mu\text{A}308\text{SC}$	KC	Molded Surface Mount
$\mu\text{A}308\text{TC}$	9T	Molded DIP
$\mu\text{A}308\text{ASC}$	KC	Molded Surface Mount
$\mu\text{A}308\text{ATC}$	9T	Molded DIP

4. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

5. Short circuit may be to either supply or ground. Rating applies to operation up to the maximum operating temperature range.

Equivalent Circuit



# $\mu\text{A}108/\text{A} \bullet \mu\text{A}208/\text{A} \bullet \mu\text{A}308/\text{A}$

## $\mu\text{A}108/\text{A}$ and $\mu\text{A}208/\text{A}$

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu\text{A}108\text{A}$ $\mu\text{A}208\text{A}$			$\mu\text{A}108$ $\mu\text{A}208$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage			0.3	0.5		0.7	2.0	mV
$I_{IO}$	Input Offset Current			0.05	0.2		0.05	0.2	nA
$I_{IB}$	Input Bias Current			0.8	2.0		0.8	2.0	nA
$Z_I$	Input Impedance		30	70		30	70		MΩ
$I_{CC}$	Supply Current	$V_{CC} = \pm 20 \text{ V}$		.03	0.6		0.3	0.6	mA
Avs	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 10 \Omega$	80	300		50	300		V/mV

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the  $\mu\text{A}108/\text{A}$ , and  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for the  $\mu\text{A}208/\text{A}$ , unless otherwise specified.

$V_{IO}$	Input Offset Voltage				1.0			3.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			1.0	5.0		3.0	15	$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				0.4			0.4	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			0.5	2.5		0.5	2.5	pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current			0.8	3.0			3.0	nA
$I_{CC}$	Supply Current	$V_{CC} = \pm 20 \text{ V}$ , $T_A = 125^\circ\text{C}$		0.15	0.4		0.15	0.4	mA
CMR	Common Mode Rejection		96	110		85	100		dB
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 15 \text{ V}$	$\pm 13.5$			$\pm 13.5$			V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 5.0 \text{ V}$ to $\pm 20 \text{ V}$	96	110		80	96		dB
Avs	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 10 \Omega$	40			25			V/mV
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V

## $\mu\text{A}308/\text{A}$

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu\text{A}308\text{A}$			$\mu\text{A}308$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage			0.3	0.5		2.0	7.5	mV
$I_{IO}$	Input Offset Current			0.2	1.0		0.2	1.0	nA
$I_{IB}$	Input Bias Current			1.5	7.0		1.5	7.0	nA
$Z_I$	Input Impedance		10	40		10	40		MΩ

$\mu\text{A}308/\text{A}$  (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	$\mu\text{A}308\text{A}$			$\mu\text{A}308$			Unit
			Min	Typ	Max	Min	Typ	Max	
$I_{CC}$	Supply Current	$V_{CC} = \pm 15 \text{ V}$		0.3	0.8		0.3	0.8	mA
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 10 \Omega$	80	300		25	300		V/mV

The following specifications apply over the range of  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$


$V_{IO}$	Input Offset Voltage				0.73			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			1.0	5.0		6.0	30	$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				1.5			1.5	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			2.0	10		2.0	10	pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current				10			10	nA
CMR	Common Mode Rejection		96	110		80	100		dB
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 15 \text{ V}$	$\pm 13.5$			$\pm 13.5$			V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 5.0 \text{ V}$ to $\pm 18 \text{ V}$	96	110		80	96		dB
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L \geq 10 \text{ k}\Omega$	60			15			V/mV
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V

**Typical Performance Curves for  $\mu\text{A}108$  Series**


**Input Noise Voltage vs Frequency**



**Open Loop Frequency Response**



**Supply Rejection vs Frequency**




PC03771F

PC03791F


Typical Performance Curves for  $\mu\text{A}108$  Series (Cont.)

Closed Loop Output Impedance vs Frequency




PC09801F

Large Signal Frequency Response



PC09811F


Voltage Follower Pulse Response



PC09820F


Typical Performance Curves for  $\mu\text{A}108/\text{A}$ , and  $\mu\text{A}208/\text{A}$  (Unless otherwise specified)

Input Currents vs Temperature




PC09831F

Maximum Offset Error




PC09841F

Maximum Drift Error




PC09851F

Voltage Gain vs Supply Voltage ( $\mu\text{A}108$ )




PC09860F

Output Swing vs Output Current ( $\mu\text{A}108$ )



PC09870F


Supply Current vs Supply Voltage ( $\mu\text{A}108$ )




PC09880F

**Typical Performance Curves for μA308/A (Unless otherwise specified)**


**Input Current vs Temperature**



**Maximum Offset Error (μA308)**




**Maximum Drift Error (μA308)**




7


**Voltage Gain vs Supply Voltage**




**Output Swing vs Output Current**




**Supply Current vs Supply Voltage**



**Standard Compensation Circuits**



CR01171F




CR01181F

**Note**

$$1. C_F \geq 30 \left( \frac{1}{1 + \frac{R_2}{R_1}} \right)$$


### Feed Forward Compensation Higher Slew Rate and Wider Bandwidth

#### Standard Feed Forward




CR01191F

#### Open Loop Frequency Response



PC03951F

#### Feed Forward Compensation for Decoupling Load Capacitance



CR01201F

#### Guarding


Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the  $\mu\text{A}108$  amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination. Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input leads are adjacent to leads that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at approximately the same voltage as the inputs. Leakage currents from high voltage leads are then absorbed by the guard.

The lead configuration of the dual-in-line package is designed to facilitate guarding, since the leads adjacent to the inputs are not used (this is different from the standard  $\mu\text{A}741$  and  $\mu\text{A}101\text{A}$  lead configuration).

#### Note


$$1. C_2 > \frac{5 \times 10^5}{R_2} \text{ pF}$$

### Inverting Amplifier




$R = R_1 || R_2$  (must be low impedance)

### Follower



CR01221F


### Board Layout for Input Guarding With Metal Package



BOTTOM VIEW

CR01240F

### Non-Inverting Amplifier



CR01231F

#### Note

1. Use to compensate for large source resistances.

# $\mu\text{A}124 \bullet \mu\text{A}224 \bullet \mu\text{A}324 \bullet \mu\text{A}2902$

## Quad Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu\text{A}124$  series of quad operational amplifiers consists of four independent high gain, internally frequency compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. They are constructed using the Fairchild Planar Epitaxial process.

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range; Single Supply Of 3.0 V to 30 V, Dual Supply of  $\pm 1.5$  V to  $\pm 16$  V
- Power Drain Suitable For Battery Operation

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu\text{A}124\text{M}$ )	-55°C to +125°C
Automotive ( $\mu\text{A}2902\text{V}$ )	-40°C to +85°C
Industrial ( $\mu\text{A}224\text{V}$ )	-25°C to +85°C
Commercial ( $\mu\text{A}324\text{C}$ )	0°C to +70°C

## Lead Temperature


Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage Between $V_+$ and $V_-$	32 V
Differential Input Voltage <sup>3</sup>	32 V
Input Voltage <sup>3</sup>	-0.3 V
	( $V_-$ ) to $V_+$

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is  $V_{CC} - 1.5$  V, but either or both inputs can go to +32 V without damage (+26 V for  $\mu\text{A}2902$ ).
4. Short circuits from the output to  $V_{CC}$  can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.


**Connection Diagram**14-Lead DIP and SO-14 Package  
(Top View)

CD00661F

**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}124\text{DM}$	6A	Ceramic DIP
$\mu\text{A}224\text{DV}$	6A	Ceramic DIP
$\mu\text{A}224\text{PV}$	9A	Molded DIP
$\mu\text{A}324\text{DC}$	6A	Ceramic DIP
$\mu\text{A}324\text{PC}$	9A	Molded DIP
$\mu\text{A}324\text{SC}$	KD	Molded Surface Mount
$\mu\text{A}2902\text{PV}$	9A	Molded DIP

**Equivalent Circuit (1/4 of Circuit)**



$\mu\text{A}124$ ,  $\mu\text{A}224$  and  $\mu\text{A}324$

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0\text{ V}$ ,  $V- = \text{GND}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu\text{A}124/\text{A}224$			$\mu\text{A}324$			Unit	
			Min	Typ	Max	Min	Typ	Max		
$V_{IO}$	Input Offset Voltage	$V+ = 5.0\text{ V}$ to $30\text{ V}$ $V_{CM} = 0\text{ V}$ to $(V-) - 1.5\text{ V}$ , $V_O \approx 1.4\text{ V}$ , $R_S \leq 50\text{ }\Omega$		2.0	5.0		2.0	7.0	mV	
$I_{IO}$	Input Offset Current			3.0	30		5.0	50	nA	
$I_{IB}$	Input Bias Current			45	150		45	250	nA	
CMR	Common Mode Rejection	$R_S \leq 10\text{ k}\Omega$	70	85		65	70		dB	
$V_{IR}$	Input Voltage Range	$V+ = 30\text{ V}$	0	28.5	0	0	28.5		V	
PSRR	Power Supply Rejection Ratio			65	100		65	100		dB
$I_{OS}$	Output Short Circuit Current <sup>1</sup>			40	60		40	60	mA	
$I_{O+}$	Output Source Current	$V_{ID} = 1.0\text{ V}$ , $V+ = 15\text{ V}$	20	40		20	40		mA	
$I_{O-}$	Output Sink Current	$V_{ID} = -1.0\text{ V}$ , $V+ = 15\text{ V}$	10	20		10	20		mA	
		$V_{ID} = -1.0\text{ V}$ , $V_O = 200\text{ mV}$	12	50		12	50		$\mu\text{A}$	
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15\text{ V}$ , $R_L \geq 2.0\text{ k}\Omega$	50	100		25	100		V/mV	
CS	Channel Separation	$1.0\text{ kHz} \leq f \leq 20\text{ kHz}$ , (Input Referenced)		-120			-120		dB	

**$\mu$ A124,  $\mu$ A224 and  $\mu$ A324 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = \text{GND}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A124/A224			$\mu$ A324			Unit
			Min	Typ	Max	Min	Typ	Max	
The following specifications apply over the range of $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for the $\mu$ A124; $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ for the $\mu$ A224; and the $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ for the $\mu$ A324.									
$V_{IO}$	Input Offset Voltage	$V+ = 5.0 \text{ V}$ to $30 \text{ V}$ , $V_{CM} = 0 \text{ V}$ to $V- = 2.0 \text{ V}$ , $V_O \approx 1.4 \text{ V}$ , $R_S \leq 50 \Omega$			7.0			9.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			7.0			7.0		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				100			150	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10			10		pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current			40	300		50	500	nA
$I_{CC}$	Supply Current	$V_O = 0 \text{ V}$ , $R_L = \infty$		0.7	1.2		0.7	1.2	mA
		$V+ = 30 \text{ V}$ , $V_O = 0 \text{ V}$ , $R_L = \infty$		1.5	3.0		1.5	3.0	
$V_{IR}$	Input Voltage Range	$V+ = 30 \text{ V}$	0		28	0		28	V
$I_{O+}$	Output Source Current	$V_{IO} = +1.0 \text{ V}$ , $V+ = 15 \text{ V}$	10	20		10	20		mA
$I_{O-}$	Output Sink Current	$V_{IO} = -1.0 \text{ V}$ , $V+ = 15 \text{ V}$	5.0	8.0		5.0	8.0		mA
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			15			$\text{V}/\text{mV}$
$V_{OH}$	Output Voltage HIGH	$V+ = 30 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	27	28		27	28		V
		$V+ = 30 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	26			26			
$V_{OL}$	Output Voltage LOW	$V+ = 5.0 \text{ V}$ , $R_L = 10 \text{ k}\Omega$		5.0	20		5.0	20	mV

**$\mu$ A2902**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = \text{GND}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit	
$V_{IO}$	Input Offset Voltage	$V+ = 5.0 \text{ V}$ to $26 \text{ V}$ , $V_{CM} = 0 \text{ V}$ to $(V-) - 1.5 \text{ V}$ , $V_O \approx 1.4 \text{ V}$ , $R_S \leq 50 \Omega$			2.0	7.0	mV
$I_{IO}$	Input Offset Current				5.0	50	nA
$I_{IB}$	Input Bias Current				45	250	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	50	70		dB	
$V_{IR}$	Input Voltage Range	$V_{CC} = 26 \text{ V}$	0		24.5	V	
PSRR	Power Supply Rejection Ratio		50	100		dB	
$I_{OS}$	Output Short Circuit Current <sup>1</sup>				40	60	mA

**$\mu$ A2902 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = \text{GND}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{O+}$	Output Source Current	$V_{ID} = +1.0 \text{ V}$ , $V+ = 15 \text{ V}$	20	40		mA
$I_{O-}$	Output Sink Current	$V_{ID} = -1.0 \text{ V}$ , $V+ = 15 \text{ V}$	10	20		mA
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	15	100		V/mV
CS	Channel Separation	$1.0 \text{ kHz} \leq f \leq 20 \text{ kHz}$ , Input Referenced		-120		dB

7

The following specifications apply over the operating temperature range of  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$


$V_{IO}$	Input Offset Voltage	$V+ = 5.0 \text{ V}$ to $26 \text{ V}$ , $V_{CM} = 0 \text{ V}$ to $V- = 2.0 \text{ V}$ , $V_O \approx 1.4 \text{ V}$ , $R_S \leq 50 \Omega$			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			7.0		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current			45	200	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10		pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current			50	500	nA
$I_{CC}$	Supply Current	$V_O = 0 \text{ V}$ , $R_L = \infty$		0.7	1.2	mA
		$V+ = 26 \text{ V}$ , $V_O = 0 \text{ V}$ , $R_L = \infty$		1.5	3.0	mA
$V_{IR}$	Input Voltage Range	$V+ = 26 \text{ V}$	0		24	V
$I_{O+}$	Output Source Current	$V_{ID} = +1.0 \text{ V}$ , $V+ = 15 \text{ V}$	10	20		mA
$I_{O-}$	Output Sink Current	$V_{ID} = -1.0 \text{ V}$ , $V+ = 15 \text{ V}$	5.0	8.0		mA
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	15	100		V/mV
$V_{OH}$	Output Voltage HIGH	$V+ = 26 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	22			V
		$V+ = 26 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	23	24		
$V_{OL}$	Output Voltage LOW	$V+ = 5.0 \text{ V}$ , $R_L = 10 \text{ k}\Omega$		5.0	100	mV

**Notes**


- Short circuits from the output to  $V_{CC}$  can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

## Typical Performance Curves


### Open Loop Frequency Response




### Output Characteristics Current Sourcing




### Output Characteristics Current Sinking




### Output Voltage vs Frequency




### Output Swing vs Supply Voltage



### Input Bias Current vs Temperature



### Input Bias Current vs Supply Voltage



# $\mu\text{A}1458 \cdot \mu\text{A}1558$

## Dual Internally Compensated Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu\text{A}1458$ ,  $\mu\text{A}1558$  are a monolithic pair of internally frequency compensated high performance amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch up make the  $\mu\text{A}1458$ ,  $\mu\text{A}1558$  ideal for use as voltage followers. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier and general feedback applications.

The  $\mu\text{A}1458$ ,  $\mu\text{A}1558$  are short circuit protected and require no external components for frequency compensation. The internal 6.0 db/octave roll off ensures stability in closed loop applications. For single amplifier performance, see the  $\mu\text{A}741$  data sheet.

The Fairchild  $\mu\text{A}1458$ ,  $\mu\text{A}1558$  slew rate has been improved to  $0.8/\mu\text{s}$  typical.

- No Frequency Compensation Required
- Short Circuit Protection
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up
- Mini-Dip Package

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu\text{A}1558\text{M}$ )	-55°C to +125°C
Commercial ( $\mu\text{A}1458\text{C}$ )	0°C to +70°C

## Lead Temperature

Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

## Supply Voltage

$\mu\text{A}1558$	$\pm 22$ V
$\mu\text{A}1458$	$\pm 18$ V

## Differential Input Voltage

$\mu\text{A}1558$	$\pm 30$ V
$\mu\text{A}1458$	$\pm 15$ V


Common Mode Input Swing<sup>3</sup>

$\mu\text{A}1558$	$\pm 15$ V
$\mu\text{A}1458$	Indefinite

Output Short Circuit Duration<sup>4</sup>

1.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can and Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Ceramic DIP at

**Connection Diagram****8-Lead Metal Package  
(Top View)**


CD00471F

Lead 4 connected to case.

7

**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}1458\text{HC}$	5W	Metal
$\mu\text{A}1458\text{CHC}$	5W	Metal
$\mu\text{A}1558\text{HM}$	5W	Metal

**Connection Diagram  
8-Lead DIP and SO-8 Package  
(Top View)**

CD00650F

**Order Information**


Device Code	Package Code	Package Description
$\mu\text{A}1458\text{RC}$	6T	Ceramic DIP
$\mu\text{A}1458\text{SC}$	KC	Molded Surface Mount
$\mu\text{A}1458\text{TC}$	9T	Molded DIP
$\mu\text{A}1458\text{CRC}$	6T	Ceramic DIP
$\mu\text{A}1458\text{CTC}$	9T	Molded DIP
$\mu\text{A}1558\text{RM}$	6T	Ceramic DIP

8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

3. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

4. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 70°C ambient temperature.

Equivalent Circuit (1/2 of Circuit)



EQ00011F

# $\mu$ A1458 • $\mu$ A1558

$\mu$ A1458 and  $\mu$ A1458C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A1458			$\mu$ A1458C			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$		2.0	6.0		2.0	10	mV
$I_{IO}$	Input Offset Current			0.03	0.2		0.03	0.3	$\mu$ A
$I_{IB}$	Input Bias Current			0.2	0.5		0.2	0.7	$\mu$ A
$Z_I$	Input Impedance		0.3	1.0			1.0		M $\Omega$
$I_{CC}$	Supply Current			2.3	5.6		2.3	8.0	mA
$P_C$	Power Consumption	$V_O = 0$ V		70	170		70	240	mW
CMR	Common Mode Rejection		70	90		60	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$	$\pm 13$		$\pm 11$	$\pm 13$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$		30	150		30		$\mu$ V/V
$I_{OS}$	Output Short Circuit Current			20			20		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	20	100		20	100		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$	$\pm 14$		$\pm 11$	$\pm 14$		V
$f_C$	Unity Gain Crossover Frequency			1.1			1.1		MHz
SR	Slew Rate	$A_V = 1.0$		0.8			0.8		V/ $\mu$ s

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$			7.5			12	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50$ $\Omega$		15			15		$\mu$ V/ $^\circ$ C
$I_{IO}$	Input Offset Current				0.3			0.4	$\mu$ A
$I_{IB}$	Input Bias Current				0.8			1.0	$\mu$ A
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	15			15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0$ k $\Omega$	$\pm 10$	$\pm 13$		$\pm 9.0$	$\pm 13$		V

# $\mu$ A1458 • $\mu$ A1558

## $\mu$ A1558

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	$\mu$ A1558			Unit
			Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$		1.0	5.0	mV
$I_{IO}$	Input Offset Current			0.03	0.2	$\mu$ A
$I_{IB}$	Input Bias Current			0.2	0.5	$\mu$ A
$Z_I$	Input Impedance		0.3	1.0		M $\Omega$
$I_{CC}$	Supply Current			2.3	5.0	mA
$P_c$	Power Consumption	$V_O = 0$ V		70	150	mW
CMR	Common Mode Rejection		70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$	$\pm 13$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$		30	150	$\mu$ V/V
$I_{OS}$	Output Short Circuit Current			20		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	50	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$	$\pm 14$		V
$f_C$	Unity Gain Crossover Frequency			1.1		MHz
SR	Slew Rate	$A_V = 1.0$		0.8		V/ $\mu$ s

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$			6.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50$ $\Omega$		15		$\mu$ V/ $^\circ$ C
$I_{IO}$	Input Offset Current				0.5	$\mu$ A
$I_{IB}$	Input Bias Current				1.5	$\mu$ A
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0$ k $\Omega$	$\pm 10$	$\pm 13$		V


**Typical Performance Curves**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified

**Voltage Gain vs Supply Voltage**




PC02411F

**Power Bandwidth (Large Signal Swing vs Frequency)**




PC02421F

**Output Voltage Swing vs Load Resistance**




PC02424F

**Open Loop Frequency Response**




PC02441F

**Power Consumption vs Supply Voltage**



PC02451F


**Output Noise vs Source Resistance**



PC02461F


## Typical Applications

**High Impedance, High Gain Inverting Amplifier**



AF00190F


**Quadrature Oscillator**



AF00201F

### Typical Applications (Cont.)

#### Compressor/Expander Amplifiers




AF00211F

#### Notes

Maximum compression expansion ratio =  $R_1/R$  ( $10\text{ k}\Omega > R \geq 0$ )  
Diodes D1 through D4 are matched FD6666 or equivalent

#### Analog Multiplier



AF00220F

#### Note

- Matched to 0.1%
- $E_o = 100 E_{i1} \times E_{i2}$

# $\mu\text{A}148 \bullet \mu\text{A}248 \bullet \mu\text{A}348$

## Quad Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu\text{A}148$  series is a true quad  $\mu\text{A}741$ . It consists of four independent, high gain, internally frequency compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar  $\mu\text{A}741$  operational amplifier. In addition, the total supply current for all four amplifiers is comparable to the supply current of a single  $\mu\text{A}741$  type operational amplifier.

Other features include input offset currents and input bias currents which are much less than those of a standard  $\mu\text{A}741$ . Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

- **$\mu\text{A}741$  Op Amp Operating Characteristics**
- **Low Supply Current Drain**
- **Class AB Output Stage — No Crossover Distortion**
- **Lead Compatible With The  $\mu\text{A}324$  &  $\mu\text{A}3403$**
- **Low Input Offset Voltage — 1.0 mV Typically**
- **Low Input Offset Current — 4.0 nA Typically**
- **Low Input Bias Current — 30 nA Typically**
- **Gain Bandwidth Product For  $\mu\text{A}148$  (Unity Gain) — 1.0 MHz Typically**
- **High Degree Of Isolation Between Amplifiers — 120 dB Typically**
- **Overload Protection For Inputs And Outputs**

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu\text{A}148\text{M}$ )	-55°C to +125°C
Industrial ( $\mu\text{A}248\text{V}$ )	-25°C to +85°C
Commercial ( $\mu\text{A}348\text{C}$ )	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

14L-Molded DIP	1.04 W
14L-Ceramic DIP	1.36 W

## Supply Voltage

$\mu\text{A}148$	$\pm 22$ V
$\mu\text{A}248$ , $\mu\text{A}348$	$\pm 18$ V

## Differential Input Voltage


$\mu\text{A}148$	$\pm 44$ V
$\mu\text{A}248$ , $\mu\text{A}348$	$\pm 36$ V

## Input Voltage

$\mu\text{A}148$	$\pm 22$ V
$\mu\text{A}248$ , $\mu\text{A}348$	$\pm 18$ V

Output Short Circuit Duration<sup>3</sup>

Indefinite

**Connection Diagram****14-Lead DIP  
(Top View)**

CD00561F

7


**Order Information**

Device Code	Package Code	Package Description
$\mu\text{A}148\text{DM}$	6A	Ceramic DIP
$\mu\text{A}248\text{DV}$	6A	Ceramic DIP
$\mu\text{A}248\text{PV}$	9A	Molded DIP
$\mu\text{A}348\text{DC}$	6A	Ceramic DIP
$\mu\text{A}348\text{PC}$	9A	Molded DIP

**Notes**

1.  $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP, and  $175^\circ\text{C}$  for the Ceramic DIP.
2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 14-Lead Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ , and the 14-Lead Ceramic DIP at  $9.1 \text{ mW}/^\circ\text{C}$ .
3. Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Equivalent Circuit (1/4 of Circuit)



EO00061F

**$\mu$ A148**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0	mV
$I_{IO}$	Input Offset Current			4	25	nA
$I_{IB}$	Input Bias Current			30	100	nA
$Z_I$	Input Impedance		0.8	2.5		$\text{M}\Omega$
$I_{CC}$	Supply Current (Total)			2.4	3.6	mA
$I_{OS}$	Output Short Circuit Current			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0 \text{ k}\Omega$	50	160		V/mV
CS	Channel Separation	1.0 Hz $\leq f \leq 20$ kHz (Input Referred)		-120		dB

7

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ .

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			6.0	mV
$I_{IO}$	Input Offset Current				75	nA
$I_{IB}$	Input Bias Current				325	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$			V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	77	96		dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0 \text{ k}\Omega$	25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 13$		V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 12$		

**AC Characteristics**

BW	Bandwidth			1.0		MHz
$\phi$	Phase Margin	$A_V = 1.0$		60		degrees
SR	Slew Rate	$A_V = 1.0$		0.5		V/ $\mu$ s

# $\mu$ A148 • $\mu$ A248 • $\mu$ A348

## $\mu$ A248

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current			4	50	nA
$I_{IB}$	Input Bias Current			30	200	nA
$Z_I$	Input Impedance		0.8	2.5		M $\Omega$
$I_{CC}$	Supply Current (Total)			2.4	4.5	mA
$I_{OS}$	Output Short Circuit Current			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0 \text{ k}\Omega$	25	160		V/mV
CS	Channel Separation	1.0 Hz $\leq f \leq 20$ kHz (Input Referred)		-120		dB

The following specifications apply over the range of  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ .

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
$I_{IO}$	Input Offset Current				125	nA
$I_{IB}$	Input Bias Current				500	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$			V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	77	96		dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0 \text{ k}\Omega$	15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 13$		V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 12$		

### AC Characteristics

BW	Bandwidth			1.0		MHz
$\phi$	Phase Margin	$A_V = 1.0$		60		degrees
SR	Slew Rate	$A_V = 1.0$		0.5		V/ $\mu$ s

**$\mu$ A348**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current			4	50	nA
$I_{IB}$	Input Bias Current			30	200	nA
$Z_I$	Input Impedance		0.8	2.5		M $\Omega$
$I_{CC}$	Supply Current (Total)			2.4	4.5	mA
$I_{OS}$	Output Short Circuit Current			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25	160		V/mV
CS	Channel Separation	1.0 Hz $\leq f \leq 20 \text{ kHz}$ (Input Referred)		-120		dB

The following specifications apply over the range of  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ .


$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
$I_{IO}$	Input Offset Current				100	nA
$I_{IB}$	Input Bias Current				400	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$			V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	77	96		dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 13$		V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 12$		

**AC Characteristics**


BW	Bandwidth			1.0		MHz
$\phi$	Phase Margin	$A_V = 1.0$		60		degrees
SR	Slew Rate	$A_V = 1.0$		0.5		V/ $\mu$ s

### Typical Performance Curves


Positive Common Mode Input Voltage Limit vs Supply Voltage




Input Noise Voltage and Noise Current vs Frequency




Negative Common Mode Input Voltage Limit vs Supply Voltage




Small Signal Pulse Response




Large Signal Pulse Response




Inverting Large Signal Pulse Response




Supply Current vs Power Supply Voltage



Input Bias Current vs Ambient Temperature




Output Voltage Swing vs Supply Voltage




**Typical Performance Curves (Cont.)**

**Output Voltage vs  
Source Current**




PC03020F

**Output Voltage vs  
Sink Current**



PC03030F


**Output Impedance vs  
Frequency**



PC03041F


7

**CMR vs Frequency**




PC03051F

**Gain and Phase vs Frequency**



PC03061F

**Gain Bandwidth vs  
Temperature**



PC03070F

# $\mu$ A3303 • $\mu$ A3403 • $\mu$ A3503

## Quad Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A3303,  $\mu$ A3403, and  $\mu$ A3503 are monolithic quad operational amplifiers consisting of four independent high gain, internally frequency compensated, operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. They are constructed using the Fairchild Planar Epitaxial process.

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range Single Supply Of 3.0 V To 36 V Dual Supply Of  $\pm$ 1.5 To  $\pm$ 18 V
- Class AB Output Stage For Minimal Crossover Distortion
- Short Circuit Protected Outputs
- High Open Loop Gain 200K Typically
- $\mu$ A741 Operational Amplifier Type Performance

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A3503M)	-55°C to +125°C
Industrial ( $\mu$ A3303V)	-40°C to +85°C
Commercial ( $\mu$ A3403C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

Internal Power Disipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

## Supply Voltage Between V+ and V-


36 V

 $\pm$ 30 VDifferential Input Voltage<sup>3</sup> $\pm$ 30 VInput Voltage (V - 1)<sup>3</sup>

-0.3 V (V-) to V+

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. For supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.


**Connection Diagram**14-Lead DIP and SO-14 Package  
(Top View)

CD00561F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A3303DV	6A	Ceramic DIP
$\mu$ A3303PV	9A	Molded DIP
$\mu$ A3403DC	6A	Ceramic DIP
$\mu$ A3403PC	9A	Molded DIP
$\mu$ A3403SC	KD	Molded Surface Mount
$\mu$ A3503DM	6A	Ceramic DIP

Equivalent Circuit (1/4 of Circuit)



**$\mu$ A3303 and  $\mu$ A3403**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A3303			$\mu$ A3403			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage			2.0	8.0		2.0	8.0	mV
$I_{IO}$	Input Offset Current			30	75		30	50	nA
$I_{IB}$	Input Bias Current			200	500		200	500	nA
$Z_I$	Input Impedance		0.3	1.0		0.3	1.0		M $\Omega$
$I_{CC}$	Supply Current	$V_O = 0\text{ V}$ , $R_L = \infty$		2.8	7.0		2.8	7.0	mA
CMR	Common Mode Rejection	$R_S \leq 10\text{ k}\Omega$	70	90		70	90		dB
$V_{IR}$	Input Voltage Range		+12 to $V_-$	+12.5 to $V_-$		+13 to $V_-$	+13.5 to $V_-$		V
PSRR	Power Supply Rejection Ratio			30	150		30	150	$\mu$ V/V
$I_{OS}$	Output Short Circuit Current (Per Amplifier) <sup>1</sup>		$\pm 10$	$\pm 30$	$\pm 45$	$\pm 10$	$\pm 30$	$\pm 45$	mA
Avs	Large Signal Voltage Gain	$V_O = \pm 10\text{ V}$ , $R_L \geq 2.0\text{ k}\Omega$	20	200		20	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10\text{ k}\Omega$	$\pm 12$	12.5		$\pm 12$	+13.5		V
		$R_L = 2.0\text{ k}\Omega$	$\pm 10$	12		$\pm 10$	$\pm 13$		
TR	Transient Response	Rise time/ Fall time	$V_O = 50\text{ mV}$ , $A_V = 1.0$ , $R_L = 10\text{ k}\Omega$		0.3			0.3	$\mu$ s
		Overshoot	$V_O = 50\text{ mV}$ , $A_V = 1.0$ , $R_L = 10\text{ k}\Omega$		5.0			5.0	%
BW	Bandwidth	$V_O = 50\text{ mV}$ , $A_V = 1.0$ , $R_L = 10\text{ k}\Omega$		1.0			1.0		MHz
SR	Slew Rate	$V_I = -10\text{ V}$ to $+10\text{ V}$ , $A_V = 1.0$		0.6			0.6		V/ $\mu$ s

The following specifications apply for  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for the  $\mu$ A3303, and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for the  $\mu$ A3403.

$V_{IO}$	Input Offset Voltage				10			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			10			10		$\mu$ V/°C
$I_{IO}$	Input Offset Current			250			200		nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			50			50		pA/°C
$I_{IB}$	Input Bias Current			1000			800		nA
Avs	Large Signal Voltage Gain	$V_O = \pm 10\text{ V}$ , $R_L \geq 2.0\text{ k}\Omega$	15		15				V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0\text{ k}\Omega$	$\pm 10$		$\pm 10$				V

**$\mu$ A3303 and  $\mu$ A3403 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = \text{Gnd}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A3303			$\mu$ A3403			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage				8.0		2.0	8.0	mV
$I_{IO}$	Input Offset Current				75		30	50	nA
$I_{IB}$	Input Bias Current				500		200	500	nA
$I_{CC}$	Supply Current			2.5	7.0		2.5	7.0	mA
PSRR	Power Supply Rejection Ratio				150			150	$\mu$ V/V
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$	20	200		20	200		V/mV
$V_{OP}$	Output Voltage Swing <sup>2</sup>	$R_L = 10 \text{ k}\Omega$	3.3			3.3			V
		$5.0 \text{ V} \leq V+ \leq 30 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	(V+) -2.0			(V+) -2.0			
CS	Channel Separation	$1.0 \text{ Hz} \leq f \leq 20 \text{ kHz}$ (Input Referenced)		-120			-120		dB

**$\mu$ A3503**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A3503			Unit	
			Min	Typ	Max		
$V_{IO}$	Input Offset Voltage				2.0	5.0	mV
$I_{IO}$	Input Offset Current				30	50	nA
$I_{IB}$	Input Bias Current				200	500	nA
$Z_I$	Input Impedance			0.3	1.0		$M\Omega$
$I_{CC}$	Supply Current	$V_O = 0$ , $R_L = \infty$			2.8	4.0	mA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$		70	90		dB
$V_{IR}$	Input Voltage Range			+13 to $V-$	+13.5 to $V-$		V
PSRR	Power Supply Rejection Ratio				30	150	$\mu$ V/V
$I_{OS}$	Output Short Circuit Current (Per Amplifier) <sup>1</sup>		$\pm 10$	$\pm 30$	$\pm 45$		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	200			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 13.5$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$			
TR	Transient Response	Rise time	$V_O = 50 \text{ mV}$ , $A_V = 1.0$ , $R_L = 10 \text{ k}\Omega$		0.3		$\mu$ s
		Overshoot	$V_O = 50 \text{ mV}$ , $A_V = 1.0$ , $R_L = 10 \text{ k}\Omega$		5.0		%
BW	Bandwidth	$V_O = 50 \text{ mV}$ , $A_V = 1.0$ , $R_L = 10 \text{ k}\Omega$			1.0		MHz
SR	Slew Rate	$V_I = -10 \text{ V to } +10 \text{ V}$ , $A_V = 1.0$			0.6		V/ $\mu$ s

# $\mu$ A3303 • $\mu$ A3403 • $\mu$ A3503

## $\mu$ A3503

**Electrical Characteristics**  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A3503			Unit
			Min	Typ	Max	
$V_{IO}$	Input Offset Voltage				6.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				200	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			50		$\text{pA}/^\circ\text{C}$
$I_{IB}$	Input Bias Current				1200	nA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0$ k $\Omega$	$\pm 10$			V

The following specifications apply for  $T_A = 25^\circ\text{C}$ ,  $V+ = +5.0$  V,  $V- = \text{GND}$ .


$V_{IO}$	Input Offset Voltage			2.0	5.0	mV
$I_{IO}$	Input Offset Current			30	50	nA
$I_{IB}$	Input Bias Current			200	500	nA
$I_{CC}$	Supply Current			2.5	4.0	mA
PSRR	Power Supply Rejection Ratio				150	$\mu\text{V}/\text{V}$
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0$ k $\Omega$	20	200		V/mV
$V_{OP}$	Output Voltage Swing <sup>2</sup>	$R_L = 10$ k $\Omega$	3.3			V
		$5.0 \text{ V} \leq V+ \leq 30 \text{ V}$ , $R_L = 10$ k $\Omega$	(V+) - 2.0			
CS	Channel Separation	1.0 Hz $\leq f \leq 20$ kHz (Input Referenced)		-120		dB

### Notes

1. Not to exceed maximum package power dissipation.
2. Output will swing to ground.


### Typical Performance Curves

**Open Loop Frequency Response**




PC02591F

**Sine Wave Response**




PC02601F

**Output Voltage vs Frequency**




PC02611F

**Output Swing vs Supply Voltage**




PC02621F

**Input Bias Current vs Temperature**



PC02630F


**Input Bias Current vs Supply Voltage**



PC02641F

## Typical Applications

### Multiple Feedback Bandpass Filter



$f_0$  = center frequency

BW = Bandwidth

R in kΩ

C in μF

$$Q = \frac{f_0}{BW} < 10$$

$$C_1 = C_2 = \frac{Q}{3}$$

$R_1 = R_2 = 1$  } Use scaling factors in these expressions.  
 $R_3 = 9Q^2 - 1$

If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

Design example:

given:  $Q = 5$ ,  $f_0 = 1$  kHz


Let  $R_1 = R_2 = 10$  kΩ

then  $R_3 = 9(5)^2 - 10$

$R_3 = 215$  kΩ

$$C = \frac{5}{3} = 1.6 \text{ nF}$$

### Wein Bridge Oscillator




$$f_0 = \frac{1}{2\pi RC} \text{ for } f_0 = 1 \text{ kHz}$$

$$R = 16 \text{ k}\Omega$$

$$C = 0.01 \mu\text{F}$$

### Comparator With Hysteresis




$$V_{IL} = \frac{R_1}{R_1 + R_2} (V_{OL} - V_{REF}) + V_{REF}$$

$$V_{IH} = \frac{R_1}{R_1 + R_2} (V_{OH} - V_{REF}) + V_{REF}$$

$$H = \frac{R_1}{R_1 + R_2} (V_{OH} - V_{OL})$$

### Typical Applications (Cont.)

#### High Impedance Differential Amplifier



AF00340F


$$V_{OUT} = C(1 + a + b)(V_2 - V_1)$$

$$\frac{R_2}{R_5} \equiv \frac{R_6}{R_7} \text{ for best CMRR}$$

$$R_1 = R_4 \\ R_2 = R_5$$

$$\text{Gain} = \frac{R_6}{R_5} \left( 1 + \frac{2R_1}{R_3} \right) = C(1 + a + b)$$


#### AC Coupled Non-Inverting Amplifier



AF00360F

$$A_V = 1 + \frac{R_2}{R_1} \\ A_V = 11 \text{ (as shown)}$$

#### AC Coupled Inverting Amplifier




AF00350F

$$A_V = \frac{R_f}{R_1}$$

$$A_V = 10 \text{ (as shown)}$$

#### Voltage Reference




AF00360F

$$V_O = \frac{R_1}{R_1 + R_2} \left( V_+ - \frac{V_+}{2} \right) \text{ as shown}$$

$$V_O = \frac{1}{2} V_+$$


#### Ground Referencing A Differential Input Signal



AF00370F


### Typical Applications (Cont.)

#### Voltage Controlled Oscillator




AF00391F

#### Function Generator



AF00401F

#### Pulse Generator



AF00410F


#### Note

- Wide Control Voltage Range:  
 $0V \leq V_{CO} \leq 2(V+ - 1.5V)$

- $f = \frac{R1 + R2}{4CR_1R_1}$  if  $R3 = \frac{R2R1}{R2 + R1}$

Typical Applications (Cont.)

Bi-Quad Filter



AF00421F

$$Q = \frac{BW}{f_o}$$

where

$T_{BP}$  = Center Frequency Gain

$T_N$  = Bandpass Notch Gain

$$f_o = \frac{1}{2\pi RC}, \quad V_{REF} = \frac{1}{2}V_{CC}$$

$$R1 = QR$$

$$R2 = \frac{R1}{T_{BP}}$$

$$R3 = T_N R2$$

$$C1 = 10 \text{ pF}$$

Example:

$$f_o = 1000 \text{ Hz}$$

$$BW = 100 \text{ Hz}$$

$$T_{BP} = 1$$

$$T_N = 1$$

$$R = 160 \text{ k}\Omega$$

$$R1 = 1.6 \text{ M}\Omega$$

$$R2 = 1.6 \text{ M}\Omega$$

$$R3 = 1.6 \text{ M}\Omega$$

$$C = 0.001 \mu\text{F}$$

# $\mu$ A4136

## Quad

## Operational Amplifier

Linear Products Operational Amplifiers

**Description**

The  $\mu$ A4136 Monolithic Quad Operational Amplifier consists of four independent high gain, internally frequency compensated operational amplifiers. The specifically designed low noise input transistors allow the  $\mu$ A4136 to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. It is constructed using the Fairchild Planar Epitaxial process. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.

- Unity Gain Bandwidth — 3.0 MHz Typically
- Continuous Short Circuit Protection
- No Frequency Compensation Required
- No Latch Up
- Large Common Mode and Differential Voltage Ranges
- $\mu$ A741 Operational Amplifier Type Performance
- Parameter Tracking Over Temperature Range
- Gain and Phase Match Between Amplifiers

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W

SO-14	0.93 W
-------	--------


## Supply Voltage

 $\pm 18$  VDifferential Input Voltage<sup>3</sup> $\pm 30$  VInput Voltage<sup>1</sup> $\pm 15$  VOutput Short Circuit Duration<sup>4</sup>

Indefinite

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
2. Rating apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. For supply voltage less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.
4. Short circuit may be to ground, one amplifier only.


**Connection Diagram****14-Lead DIP and SO-14 Package  
(Top View)**

CD00530F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A4136DC	6A	Ceramic DIP
$\mu$ A4136PC	9A	Molded DIP
$\mu$ A4136SC	KD	Molded Surface Mount

**Equivalent Circuit (1/4 of Circuit)**



BD00331F

**Note**

1. All resistor values are in ohms.

# $\mu$ A4136

## $\mu$ A4136

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		0.5	6.0	mV
$I_{IO}$	Input Offset Current				5.0	200	nA
$I_{IB}$	Input Bias Current				40	500	nA
$Z_I$	Input Impedance			0.3	5.0		M $\Omega$
$P_c$	Power Consumption				210	340	mW
CMR	Common Mode Rejection		$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range			$\pm 12$	$\pm 14$		V
PSRR	Power Supply Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$		30	150	$\mu\text{V/V}$
$A_{VS}$	Large Signal Voltage Gain		$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	20	300		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$		$\pm 12$	$\pm 14$		V
		$R_L = 2.0 \text{ k}\Omega$		$\pm 10$	$\pm 13$		
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		0.13		$\mu\text{s}$
		Overshoot			5.0		%
BW	Bandwidth		$A_V = 1.0$		3.0		MHz
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		1.0		V/ $\mu\text{s}$
CS	Channel Separation	$f = 10 \text{ kHz}$ , $R_S = 1.0 \text{ k}\Omega$ , Open Loop			105		dB
		$f = 10 \text{ kHz}$ , $R_S = 1.0 \text{ k}\Omega$ $A_V = 100$			105		

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for  $\mu$ A4136;  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for  $\mu$ A4136C.

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
$I_{IO}$	Input Offset Current				300	nA
$I_{IB}$	Input Bias Current				800	nA
$P_c$	Power Consumption	$T_A = T_A \text{ Max}$		180	300	mW
		$T_A = T_A \text{ Min}$		240	400	
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$ $V_{CC} = \pm 15 \text{ V}$	$\pm 10$			V


### Typical Performance Curves

**Input Bias Current vs Temperature**




PC02650F

**Input Offset Current vs Temperature**




PC02660F

**Common Mode Range vs Supply Voltage**




PC02710F

**Open Loop Voltage Gain vs Frequency**




PC02681F

**Typical Output Voltage vs Supply Voltage**




PC02670F

**Open Loop Voltage Gain vs Temperature**




PC02691F

**Output Voltage Swing vs Load Resistance**




PC02720F

**Power Consumption vs Temperature**



PC02700F


**Output Voltage Swing vs Frequency**



PC02731F


**Typical Performance Curves (Cont.)**

**Quiescent Current vs Supply Voltage**




PC02740F

**Transient Response**




PC02750F

**Voltage Follower Large Signal Pulse Response**




PC02760F

**Input Noise Voltage vs Frequency**




PC02771F

**Input Noise Current vs Frequency**




PC02781F

**Channel Separation**




PC02791F

**Distortion vs Output Voltage ( $f = 1\text{ kHz}$ )**



PC02801F


**Distortion vs Frequency ( $V_O = 1\text{ V}_{\text{rms}}$ )**



PC02811F


**Typical Applications (Note 1)**

**400 Hz Lowpass Butterworth Active Filter**



AF00431F

**Differential Input Instrumentation Amplifier With High Common Mode Rejection**



$$AV = \frac{R_6}{R_2} \left( 1 + \frac{2 R_1}{R_3} \right)$$

**Notes**

1. All resistor values are in ohms

2. Matching determines CMRR

$$R_1 = R_4$$


$$R_2 = R_5$$

$$R_6 = R_7$$

AF00441F


**Typical Applications (Cont.) (Note 1)**

**Analog Multiplier/Divider**



AF00451F

**1 kHz Bandpass Active Filter**




AF00460F

**Note**

1. All resistor values are in ohms


**Typical Applications (Cont.) (Note 1)**

**Full-Wave Rectifier And Averaging Filter**




AF00471F

**Notch Filter Using The  $\mu$ A4136 As A Gyrator**




AF00481F

**Notch Frequency vs Capacitor**



PC02821F

**Multiple Aperture Window Discriminator**



AF00491F

**Note**

1. All resistor values are in ohms


# **$\mu$ A709**

## **High Performance Operational Amplifier**

Linear Division Operational Amplifiers

**Description**


The  $\mu$ A709 is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications, and for the generation of special linear and nonlinear transfer functions.

**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

CD00731F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A709TC	9T	Molded DIP
$\mu$ A709SC	KC	Molded Surface Mount


**Connection Diagram****8-Lead Metal Package  
(Top View)**

CD00721F

Lead 4 connected to case

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A709AHM	5W	Metal
$\mu$ A709HM	5W	Metal
$\mu$ A709HC	5W	Metal

**Connection Diagram****14-Lead DIP  
(Top View)**

CD00741F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A709PC	9A	Molded DIP

## Absolute Maximum Ratings

### Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

### Operating Temperature Range

Extended ( $\mu$ A709AM, $\mu$ A709M)	-55°C to +125°C
Commercial ( $\mu$ A709C)	0°C to +70°C

### Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10s)	265°C

### Internal Power Dissipation<sup>1, 2</sup>


8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
14L-Molded DIP	1.04 W
Supply Voltage	± 18 V
Differential Input Voltage	± 5.0 V
Input Voltage	± 10 V
Output Short Circuit Duration	5.0 s

### Notes

1.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, and the 14L-Molded DIP at 8.3 mW/°C.

## Equivalent Circuit



EC000151F

# $\mu$ A709

## $\mu$ A709A and $\mu$ A709

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A709A			$\mu$ A709			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		0.6	2.0		1.0	5.0	mV
$I_{IO}$	Input Offset Current			10	50		50	200	nA
$I_{IB}$	Input Bias Current			100	200		200	500	nA
$Z_I$	Input Impedance		350	700		150	400		k $\Omega$
$I_{CC}$	Supply Current	$V_{CC} = \pm 15 \text{ V}$		2.5	3.6		2.7	5.5	mA
$P_c$	Power Consumption	$V_{CC} = \pm 15 \text{ V}$		75	108		80	165	mW
TR	Transient Response	Rise time	$V_{CC} = \pm 15 \text{ V}$ $V_I = 20 \text{ mV}$ $R_L = 2.0 \text{ k}\Omega$ $C_1 = 5.0 \text{ nF}$ $A_V = 1.0$		0.3	1.5		0.3	1.0
		Overshoot	$R_2 = 50 \text{ }\Omega$ $C_L \leq 100 \text{ pF}$ $R_1 = 1.5 \text{ k}\Omega$ $C_2 = 200 \text{ pF}$ $A_V = 1.0$		10	30		10	30

The following specifications apply over the range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the  $\mu$ A709A and  $\mu$ A709.

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			3.0			6.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \text{ }\Omega$		1.8	10		3.0		$\mu\text{V}/^\circ\text{C}$
		$R_S \leq 10 \text{ k}\Omega$		4.8	25		6.0		
$I_{IO}$	Input Offset Current	$T_A = +125^\circ\text{C}$		3.5	50		20	200	nA
		$T_A = -55^\circ\text{C}$		40	250		100	500	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$T_A = +25^\circ\text{C}$ to $+125^\circ\text{C}$		0.08	0.5				$\text{nA}/^\circ\text{C}$
		$T_A = +25^\circ\text{C}$ to $-55^\circ\text{C}$		0.45	2.8				
$I_{IB}$	Input Bias Current	$T_A = -55^\circ\text{C}$		300	600		500	1500	nA
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Sensitivity	$T_A = +125^\circ\text{C}$		2.1	3.0				$\text{nA}/^\circ\text{C}$
		$T_A = -55^\circ\text{C}$		2.7	4.5				
$Z_I$	Input Impedance	$T_A = -55^\circ\text{C}$	85	170		40	100		k $\Omega$
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	80	110		70	90		db
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 15 \text{ V}$	$\pm 8.0$	$\pm 10$		$\pm 8.0$	$\pm 10$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		40	100		50	150	$\mu\text{V}/\text{V}$
Avs	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ $R_L \geq 2.0 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	25		70	25	45	70	V/mV
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$		$\pm 12$	$\pm 14$		V
		$V_{CC} = \pm 15 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 13$		

# $\mu$ A709

## $\mu$ A709A and $\mu$ A709 (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A709A			$\mu$ A709			Unit
			Min	Typ	Max	Min	Typ	Max	
$I_{CC}$	Supply Current	$T_A = \pm 125^\circ\text{C}$		2.1	3.0				mA
		$T_A = -55^\circ\text{C}$		2.7	4.5				

## $\mu$ A709C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	$\mu$ A709C			Unit	
			Min	Typ	Max		
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	7.5	mV	
$I_{IO}$	Input Offset Current			100	500	nA	
$I_{IB}$	Input Bias Current			300	1500	nA	
$Z_I$	Input Impedance		50	250		$\text{k}\Omega$	
$I_{CC}$	Supply Current	$V_{CC} = \pm 15 \text{ V}$		2.7	6.66	mA	
$P_c$	Power Consumption	$V_{CC} = \pm 15 \text{ V}$		80	200	mW	
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	65	90		dB	
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 15 \text{ V}$	$\pm 8.0$	$\pm 10$		V	
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		50	200	$\mu\text{V/V}$	
TR	Transient Response	Rise time	$V_{CC} = \pm 15 \text{ V}$ $V_I = 20 \text{ mV}$ $R_L = 2.0 \text{ k}\Omega$ $C_1 = 5.0 \text{ nF}$ $A_V = 1.0$		0.3		$\mu\text{s}$
		Overshoot	$R_2 = 50 \text{ }\Omega$ $C_1 = 100 \text{ pF}$ $R_1 = 1.5 \text{ k}\Omega$ $C_2 = 200 \text{ pF}$ $A_V = 1.0$		10		%

The following specifications apply over the range of  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ .

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			10.0	mV
$I_{IO}$	Input Offset Current	$T_A = 0^\circ\text{C}$			750	nA
$I_{IB}$	Input Bias Current	$T_A = 0^\circ\text{C}$			2000	nA
$Z_I$	Input Impedance	$T_A = 0^\circ\text{C}$	35	80		$\text{k}\Omega$
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ $R_L \geq 2.0 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	15	45		$\text{V/mV}$
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$		V
		$V_{CC} = \pm 15 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		V


### Typical Performance Curves for $\mu$ A709A

**Voltage Gain vs Supply Voltage**




PC04870F

**Output Voltage Swing vs Supply Voltage**




PC04880F

**Input Common Mode Voltage Range vs Supply Voltage**




PC04890F

**Voltage Transfer Characteristics**




PC04900F

**Voltage Gain vs Temperature**




PC04910F

**Output Voltage Swing vs Load Resistance**




PC04920F

**Input Bias Current vs Temperature**




PC04930F

**Input Bias Current vs Supply Voltage**



PC04940F


**Input Offset Current vs Temperature**



PC04950F


**Typical Performance Curves for μA709A (Cont.)**

**Common Mode Rejection Ratio vs Temperature**




PC04961F

**Input Resistance vs Temperature**




PC04970F

**Power Consumption vs Temperature**




PC04980F

**Transient Response**




PC04990F

**Power Consumption vs Supply Voltage (μA709 and μA709C)**




PC05000F

**Power Consumption vs Supply Voltage**




PC05000F

**Slew Rate vs Closed Loop Gain Using Recommended Compensation Networks**




PC05010F

**Input Bias Current vs Temperature (μA709 and μA709C)**



PC05020F

**Voltage Transfer Characteristics (μA709 and μA709C)**




PC04990F


# $\mu$ A709

## Typical Performance Curves for $\mu$ A709 and $\mu$ A709C (Cont.)


**Input Offset Current vs Temperature**




**Output Voltage Swing vs Load Resistance**




**Input Bias Current vs Supply Voltage**




**Input Resistance vs Temperature**




**Power Consumption vs Temperature**




**Output Voltage Swing vs Supply Voltage**




**Transient Response**



**Frequency Characteristics vs Supply Voltage**




**Frequency Characteristics vs Temperature**




**Typical Performance Curves for μA709 and μA709C (Cont.)**

**Voltage Gain vs Supply Voltage (μA709C)**




PC05100F

**Voltage Gain vs Supply Voltage (μA709)**



PC05110F

**Input Common Mode Voltage Range vs Supply Voltage**




PC05121F

7


**Frequency Compensation Curves For All Types**

**Open Loop Frequency Response For Various Values Of Compensation**




PC05131F

**Frequency Response For Various Closed Loop Gains**



PC05141F


**Output Voltage Swing vs Frequency For Various Values Of Compensation**



PC05151F


## Test Circuits

### Transient Response Circuit



CR01360F


### Frequency Compensation Circuit



CR01371F


## Protection Circuits

### Output Short Circuit Protection




CR01380F

### Input Breakdown Protection




CR01390F

### Latch Up Protection



CR01400F

### Supply Over Voltage Protection



CR01410F

#### Note

1. Use  $R_2 = 50\ \Omega$  when the amplifier is operated with capacitive loading.

# **μA714**

## Precision Operational Amplifier

Linear Division Operational Amplifiers

### Description

The μA714 is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications.

- Low Offset Voltage — 75  $\mu$ V
- Low Offset Voltage Drift — 1.0  $\mu$ V/ $^{\circ}$ C Typically
- Low Bias Current —  $\pm$  2.6 nA
- Low Input Noise Current — 0.12 pA/  $\sqrt{\text{Hz}}$  at 1.0 kHz Typically
- High Open Loop Gain — 500 K Typically
- Low Input Offset Current — 2.8 nA
- High Common Mode Rejection — 110 dB
- Wide Power Supply Range —  $\pm$  3.0 To  $\pm$  22 V
- Plug-In Replacement For Op-07

### Absolute Maximum Ratings

#### Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

#### Operating Temperature Range

Extended (μA714M)	-55°C to +125°C
-------------------	-----------------

#### Commercial

(μA714C, μA714EC, μA714LC)	0°C to +70°C
----------------------------	--------------

#### Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

#### Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

#### Supply Voltage

μA714, μA714C, μA714E	$\pm$ 22 V
μA714L	$\pm$ 18 V

#### Differential Input Voltage

Input Voltage <sup>3</sup>	$\pm$ 30 V
μA714, μA714C, μA714E	$\pm$ 22 V


μA714L	$\pm$ 18 V
--------	------------

#### Notes

1.  $T_{J\ Max}$  = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/ $^{\circ}$ C, the 8L-Molded DIP at 7.5 mW/ $^{\circ}$ C, and the SO-8 at 6.5 mW/ $^{\circ}$ C.
3. For supply voltage less than  $\pm$  22 V, the absolute maximum input voltage is equal to the supply voltage.

### Connection Diagram

#### 8-Lead Metal Package (Top View)



CD00791F

Lead 4 connected to case.


7

### Order Information

Device Code	Package Code	Package Description
μA714HM	5W	Metal
μA714HC	5W	Metal
μA714EHC	5W	Metal
μA714LHC	5W	Metal

### Connection Diagram

#### 8-Lead DIP and SO-8 Package (Top View)




CD02290F

### Order Information

Device Code	Package Code	Package Description
μA714SC	KC	Molded Surface Mount
μA714TC	9T	Molded DIP
μA714LSC	KC	Molded Surface Mount
μA714LTC	9T	Molded DIP

**Equivalent Circuit**



EQ00161F

**Note**

1. R2A and R2B are electronically adjusted on chip at the factory for minimum offset voltage

**$\mu$ A714**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		30	75	$\mu\text{V}$
$S$	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.2		$\mu\text{V}/\text{mo}$
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		$\pm 4.0$		$\text{mV}$
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		0.4	2.8	$\text{nA}$
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		1.0	3.0	$\text{nA}$
$Z_I$	Input Impedance		20	60		$\text{M}\Omega$
$P_c$	Power Consumption	$V_O = 0 \text{ V}$		75	120	$\text{mW}$
		$V_{CC} = \pm 3.0 \text{ V}$ , $V_O = 0 \text{ V}$		4.0	6.0	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	110	126		$\text{dB}$
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 14.0$		$\text{V}$
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	100	110		$\text{dB}$
Avs	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	200	500		$\text{V}/\text{mV}$
		$R_L \geq 500 \Omega$ , $V_O = \pm 0.5 \text{ V}$ $V_{CC} = \pm 3.0 \text{ V}$	150	500		
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12.5$	$\pm 13.0$		$\text{V}$
		$R_L = 2.0 \text{ k}\Omega$	$\pm 12.0$	$\pm 12.8$		
		$R_L = 1.0 \text{ k}\Omega$	$\pm 10.5$	$\pm 12.0$		
BW	Bandwidth	$A_V = 1.0$		0.6		$\text{MHz}$
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.17		$\text{V}/\mu\text{s}$
$e_n$	Input Noise Voltage	0.1 Hz to 1.0 kHz		0.35	0.6	$\mu\text{V}_\text{p-p}$
	Input Noise Voltage Density	$f_0 = 10 \text{ Hz}$		10.3	18.0	$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		10.0	13.0	
		$f_0 = 1000 \text{ Hz}$		9.6	11.0	
$i_n$	Input Noise Current	0.1 Hz to 1.0 kHz		14		$\text{pA}_\text{p-p}$
	Input Noise Current Density	$f_0 = 10 \text{ Hz}$		0.32	0.80	$\text{pA}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		0.14	0.23	
		$f_0 = 1000 \text{ Hz}$		0.12	0.17	

# $\mu$ A714

## $\mu$ A714 (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
The following specifications apply for $V_{CC} = \pm 15 \text{ V}$ , $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$						
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		60	200	$\mu\text{V}$
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity <sup>1</sup>	Without External Trim	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$	0.3	1.3	$\mu\text{V}/^\circ\text{C}$
		With External Trim	$R_O = 20 \text{ k}\Omega$ , $R_S = 50 \Omega$	0.3	1.3	
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		1.2	5.6	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		8.0	50	pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		2.0	6.0	nA
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		13	50	pA/ $^\circ\text{C}$
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	106	123		dB
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 13.5$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	94	106		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	150	400		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 12.0$	$\pm 12.6$		V

## $\mu$ A714E

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		30	75	$\mu\text{V}$
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.3		$\mu\text{V}/\text{mo}$
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		$\pm 4.0$		mV
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		0.5	3.8	nA
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		1.2	4.0	nA
$Z_I$	Input Impedance		15	50		M $\Omega$
$P_c$	Power Consumption	$V_O = 0 \text{ V}$		75	120	mW
		$V_{CC} = \pm 3.0 \text{ V}$ , $V_O = 0 \text{ V}$		4.0	6.0	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	106	123		dB

**$\mu$ A714E (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 14.0$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	94	107		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	200	500		V/mV
		$R_L \geq 500 \Omega$ , $V_O = \pm 0.5 \text{ V}$ $V_{CC} = \pm 3.0 \text{ V}$	150	500		
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12.5$	$\pm 13.0$		V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 12.0$	$\pm 12.8$		
		$R_L = 1.0 \text{ k}\Omega$	$\pm 10.5$	$\pm 12.0$		
BW	Bandwidth	$A_V = 1.0$		0.6		MHz
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.17		V/ $\mu$ s
$e_n$	Input Noise Voltage <sup>1</sup>	0.1 Hz to 1.0 kHz		0.35	0.6	$\mu$ V p-p
	Input Noise Voltage Density <sup>1</sup>	$f_0 = 10 \text{ Hz}$		10.3	18.0	$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		10.0	13.0	
		$f_0 = 1000 \text{ Hz}$		9.6	11.0	
$i_n$	Input Noise Current <sup>1</sup>	0.1 Hz to 1.0 kHz		14	30	pA p-p
	Input Noise Current Density <sup>1</sup>	$f_0 = 10 \text{ Hz}$		0.32	0.80	$\text{pA}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		0.14	0.23	
		$f_0 = 1000 \text{ Hz}$		0.12	0.17	

7

The following specifications apply for  $V_{CC} = \pm 15 \text{ V}$ ,  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		45	130	$\mu$ V	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity <sup>1</sup>	Without External Trim	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.3	1.3	$\mu$ V/ $^\circ$ C
		With External Trim	$R_O = 20 \text{ k}\Omega$ , $R_S = 50 \Omega$		0.3	1.3	
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		0.9	5.3	nA	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		8.0	35	pA/ $^\circ$ C	
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		1.5	5.5	nA	
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		13	35	pA/ $^\circ$ C	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	103	123		dB	

# **$\mu$ A714**

 **$\mu$ A714E (Cont.)**
**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ 

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 13.5$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	90	104		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	180	450		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 12.0$	$\pm 12.6$		V

 **$\mu$ A714C**
**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 15 \text{ V}$ 

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		60	150	$\mu\text{V}$
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.4	2.0	$\mu\text{V}/\text{mo}$
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		$\pm 4.0$		mV
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		0.8	6.0	nA
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		1.8	7.0	nA
$Z_I$	Input Impedance		8.0	33		$\text{M}\Omega$
$P_c$	Power Consumption	$V_O = 0 \text{ V}$		80	150	mW
		$V_{CC} = \pm 3.0 \text{ V}$ , $V_O = 0 \text{ V}$		4.0	8.0	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	100	120		dB
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 14.0$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	90	104		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	120	400		V/mV
		$R_L \geq 500 \Omega$ , $V_O = \pm 0.5 \text{ V}$ $V_{CC} = \pm 3.0 \text{ V}$	100	400		
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12.0$	$\pm 13.0$		V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 11.5$	$\pm 12.8$		
		$R_L = 1.0 \text{ k}\Omega$		$\pm 12.0$		
BW	Bandwidth	$A_V = 1.0$		0.6		MHz
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.17		$\text{V}/\mu\text{s}$

**$\mu$ A714C (Cont.)****Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 15 \text{ V}$ 

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$e_n$	Input Noise Voltage <sup>1</sup>	0.1 Hz to 1.0 kHz		0.38	0.65	$\mu\text{V}_p - p$
	Input Noise Voltage Density <sup>1</sup>	$f_o = 10 \text{ Hz}$		10.5	20.0	$\text{nV}/\sqrt{\text{Hz}}$
		$f_o = 100 \text{ Hz}$		10.2	13.5	
		$f_o = 1000 \text{ Hz}$		9.8	11.5	
$i_n$	Input Noise Current <sup>1</sup>	0.1 Hz to 1.0 kHz		0.15	35	$\mu\text{V}_p - p$
	Input Noise Current Density <sup>1</sup>	$f_o = 10 \text{ Hz}$		0.35	0.90	$\text{pA}/\sqrt{\text{Hz}}$
		$f_o = 100 \text{ Hz}$		0.15	0.27	
		$f_o = 1000 \text{ Hz}$		0.13	0.18	

The following specifications apply for  $V_{CC} = \pm 15 \text{ V}$ ,  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ 

$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		85	250	$\mu\text{V}$	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity <sup>1</sup>	Without External Trim	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.5	1.8	$\mu\text{V}/^\circ\text{C}$
		With External Trim	$R_O = 20 \text{ k}\Omega$ , $R_S = 50 \Omega$		0.4	1.6	
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		1.6	8.0	nA	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		12	50	$\text{pA}/^\circ\text{C}$	
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		2.2	9.0	nA	
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Sensitivity <sup>1</sup>	$V_{CM} = 0 \text{ V}$		18	50	$\text{pA}/^\circ\text{C}$	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	97	120		dB	
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 13.5$		V	
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	86	100		dB	
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	100	400		$\text{V}/\text{mV}$	
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 11.0$	$\pm 12.6$		V	

# $\mu$ A714

$\mu$ A714L

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		100	250	$\mu\text{V}$
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$ , $V_{CM} = 0 \text{ V}$		0.5	3.0	$\mu\text{V}/\text{mo}$
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		$\pm 4.0$		$\text{mV}$
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		5.0	20	$\text{nA}$
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		6.0	30	$\text{nA}$
$Z_I$	Input Impedance		8.0	33		$\text{M}\Omega$
$P_c$	Power Consumption	$V_O = 0 \text{ V}$		100	180	$\text{mW}$
		$V_{CC} = \pm 3.0 \text{ V}$ , $V_O = 0 \text{ V}$		5.0	12	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}$ , $R_S = 50 \Omega$	100	120		$\text{dB}$
$V_{IR}$	Input Voltage Range		$\pm 13.0$	$\pm 14.0$		$\text{V}$
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	90	104		$\text{dB}$
Avs	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	100	300		$\text{V}/\text{mV}$
		$R_L \geq 500 \Omega$ , $V_O = \pm 0.5 \text{ V}$ $V_{CC} = \pm 3.0 \text{ V}$	50	150		
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12.0$	$\pm 13.0$		$\text{V}$
		$R_L = 2.0 \text{ k}\Omega$	$\pm 11.0$	$\pm 12.8$		
		$R_L = 1.0 \text{ k}\Omega$		$\pm 12.0$		
BW	Bandwidth	$A_V = 1.0$		0.6		$\text{MHz}$
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.17		$\text{V}/\mu\text{s}$
$e_n$	Input Noise Voltage <sup>1</sup>	0.1 Hz to 1.0 kHz		0.5		$\mu\text{V p-p}$
	Input Noise Voltage Density <sup>1</sup>	$f_0 = 10 \text{ Hz}$		10.5		$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		10.2		
		$f_0 = 1000 \text{ Hz}$		9.8		
$i_n$	Input Noise Current <sup>1</sup>	0.1 Hz to 1.0 kHz		0.15		$\text{pA p-p}$
	Input Noise Current Density <sup>1</sup>	$f_0 = 10 \text{ Hz}$		0.35		$\text{pA}/\sqrt{\text{Hz}}$
		$f_0 = 100 \text{ Hz}$		0.15		
		$f_0 = 1000 \text{ Hz}$		0.13		

**$\mu$ A714L (Cont.)****Electrical Characteristics**  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{\text{CC}} = \pm 15 \text{ V}$ 


Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{\text{IO}}$	Input Offset Voltage		$R_S = \Omega$ , $V_{\text{CM}} = 0 \text{ V}$			400	$\mu\text{V}$
$\Delta V_{\text{IO}}/\Delta T$	Input Offset Voltage Temperature Sensitivity <sup>1</sup>	Without External Trim	$R_S = 50 \text{ }\Omega$ , $V_{\text{CM}} = 0 \text{ V}$		1.0	3.0	$\mu\text{V}/^{\circ}\text{C}$
		With External Trim	$R_O = 20 \text{ k}\Omega$ , $R_S = 50 \text{ }\Omega$		1.3		
$I_{\text{IO}}$	Input Offset Current		$V_{\text{CM}} = 0 \text{ V}$		8.0	40	nA
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current Temperature Sensitivity <sup>1</sup>		$V_{\text{CM}} = 0 \text{ V}$		20	100	$\text{pA}/^{\circ}\text{C}$
$I_{\text{IB}}$	Input Bias Current		$V_{\text{CM}} = 0 \text{ V}$		15	60	nA
$\Delta I_{\text{IB}}/\Delta T$	Input Bias Current Temperature Sensitivity <sup>1</sup>		$V_{\text{CM}} = 0 \text{ V}$		35	150	$\text{pA}/^{\circ}\text{C}$
CMR	Common Mode Rejection		$V_{\text{CM}} = \pm 13 \text{ V}$ , $R_S = 50 \text{ }\Omega$	94	120		dB
$V_{\text{IR}}$	Input Voltage Range			$\pm 13.0$	$\pm 13.5$		V
PSRR	Power Supply Rejection Ratio		$V_{\text{CC}} = \pm 3.0 \text{ V to } \pm 18 \text{ V}$ , $R_S = 50 \text{ }\Omega$	83	100		dB
$A_{\text{VS}}$	Large Signal Voltage Gain		$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	80	400		V/mV
$V_{\text{OP}}$	Output Voltage Swing		$R_L = 2.0 \text{ k}\Omega$	$\pm 10.0$	$\pm 12.6$		V

**Note**

1. Parameter is not 100% tested; 90% of the units meet this specification.


### Typical Performance Curves

**Untrimmed Offset Voltage vs Temperature**




PC05780F

**Trimmed Offset Voltage vs Temperature**




PC05790F

**Offset Voltage Stability vs Time**




PC05800F

**Voltage Gain vs Temperature**




PC05811F

**Offset Voltage Change Due to Thermal Shock**




PC05820F

**Warm-Up Drift**




PC05830F

**Maximum Error vs Source Resistance**




PC05840F

**Maximum Error vs Source Resistance**



PC05850F


**Maximum Error vs Source Resistance**




PC05860F

**Typical Performance Curves (Cont.)**


**Input Bias Current vs Temperature**




**Input Bias Current vs Differential Input Voltage**




**Input Offset Current vs Temperature**




**Input Noise Voltage vs Frequency**




**Input Wideband Noise vs Bandwidth (0.1 Hz to Frequency indicated)**




**CMR vs Frequency**




**PSRR vs Frequency**



**Voltage Gain vs Supply Voltage**




**Open Loop Frequency Response**




# $\mu$ A714

## Typical Performance Curves (Cont.)


### Frequency Response For Various Closed Loop Gains




### Maximum Undistorted Output vs Frequency




### Output Voltage vs Load Resistance



### Power Consumption vs Supply Voltage




### Short Circuit Current vs Time




### Test Circuits

#### Offset Voltage Test Circuit




#### Low Frequency Noise Test Circuit



$$\text{Input Referred Noise} = \frac{V_O}{25,000}$$

#### Optional Offset Nulling Circuit



# $\mu$ A715 High Speed Operational Amplifier

Linear Division Operational Amplifiers

## Description

The  $\mu$ A715 is a high speed, high gain, monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use in a wide range of applications where fast signal acquisition or wide bandwidth is required. The  $\mu$ A715 features fast settling time, high slew rate, low offsets, and high output swing for large signal applications. In addition, the device displays excellent temperature stability and will operate over a wide range of supply voltages. The  $\mu$ A715 is ideally suited for use in A/D and D/A converters, active filters, deflection amplifiers, video amplifiers, phase-locked loops, multiplexed analog gates, precision comparators, sample-and-holds, and general feedback applications requiring DC wide bandwidth operation.

- High Slew Rate — 100 V/ $\mu$ s (Inverting,  $A_v = 1$ ) Typically
- Fast Settling Time — 800 ns Typically
- Wide Bandwidth — 65 MHz Typically
- Wide Operating Supply Range
- Wide Input Voltage Ranges

## Absolute Maximum Ratings


Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	
Extended ( $\mu$ A715M)	-55°C to +125°C
Commercial ( $\mu$ A715C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Internal Power Dissipation <sup>1, 2</sup>	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
Supply Voltage	$\pm 18$ V
Differential Input Voltage	$\pm 15$ V
Input Voltage <sup>3</sup>	$\pm 15$ V

## Notes

1.  $T_J$  Max = 175°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, and the 14L-Ceramic DIP at 9.1 mW/°C.
3. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

## Connection Diagram

10-Lead Metal Package  
(Top View)



CD00700F


Lead 5 connected to case.

## Order Information

Device Code	Package Code	Package Description
$\mu$ A715HM	5X	Metal
$\mu$ A715HC	5X	Metal

## Connection Diagram

14-Lead DIP  
(Top View)




CD00711F

## Order Information

Device Code	Package Code	Package Description
$\mu$ A715DM	6A	Ceramic DIP
$\mu$ A715DC	6A	Ceramic DIP

Equivalent Circuit



EQ0014F

# $\mu$ A715

## $\mu$ A715 and $\mu$ A715C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A715			$\mu$ A715C			Unit	
			Min	Typ	Max	Min	Typ	Max		
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	7.5	mV	
$I_{IO}$	Input Offset Current			70	250		70	250	nA	
$I_{IB}$	Input Bias Current			400	750		400	1500	nA	
$Z_I$	Input Impedance			1.0			1.0		M $\Omega$	
$R_O$	Output Resistance			75			75		$\Omega$	
$I_{CC}$	Supply Current			5.5	7.0		5.5	10	mA	
$P_c$	Power Consumption			165	210		165	300	mW	
$V_{IR}$	Input Voltage Range		$\pm 10$	$\pm 12$		$\pm 10$	$\pm 12$		V	
Avs	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	15	30		10	30		V/mV	
V	Settling Time	$V_O = \pm 5.0 \text{ V}$ , $A_V = 1.0$		800			800		ns	
TR	Transient Response	Rise time	$V_I = 400 \text{ mV}$ , $A_V = 1.0$		30	60		30	75	ns
		Overshoot			25	40		25	50	%
SR	Slew Rate	$A_V = 100$			70			70		V/ $\mu$ s
		$A_V = 10$			38			38		
		$A_V = 1.0$ (non-inverting)	15	18		10	18			
		$A_V = 1.0$ (inverting)		100			100			

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the  $\mu$ A715, and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for the  $\mu$ A715C.


$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5			10	mV
$I_{IO}$	Input Offset Current	$T_A = T_A \text{ Max}$			250			250	nA
		$T_A = T_A \text{ Min}$			800			750	
$I_{IB}$	Input Bias Current	$T_A = T_A \text{ Max}$			750			1500	nA
		$T_A = T_A \text{ Min}$			4.0			7.5	
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	74	92		74 <sup>1</sup>	92 <sup>1</sup>		db
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		45	300		45 <sup>1</sup>	400 <sup>1</sup>	$\mu$ V/V
Avs	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	10			8			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 13$		V

**Note**


1.  $T_A = 25^\circ\text{C}$  only.

**Typical Performance Curves for  $\mu$ A715 and  $\mu$ A715C**


**Voltage Gain vs Temperature ( $\mu$ A715)**




**Supply Voltage Rejection Ratio vs Temperature ( $\mu$ A715)**




**Slew Rate vs Temperature ( $\mu$ A715)**




**Common Mode Rejection Ratio vs Temperature ( $\mu$ A715)**




**Voltage Gain vs Temperature ( $\mu$ A715C)**




**Supply Voltage Rejection Ratio vs Temperature ( $\mu$ A715C)**



**Slew Rate vs Temperature ( $\mu$ A715C)**




**Common Mode Rejection Ratio vs Temperature ( $\mu$ A715C)**




### Typical Performance Curves for $\mu$ A715 and $\mu$ A715C

#### Frequency Response For Open Loop Gains (Note 1)




PC04681F

#### Frequency Response for Closed Loop Gains




PC04691F

#### Voltage Gain vs Frequency




PC04701F

#### Supply Voltage Rejection Ratio vs Frequency




PC04710F

#### Output Swing vs Frequency for Closed Loop Gains




PC04720F

#### Open Loop Phase vs Frequency




PC04730F

#### Common Mode Rejection Ratio vs Frequency




PC04740F

#### Unity Gain Large Signal Pulse Response



PC04750F

#### Large Signal Pulse Response for Gain 10




PC04760F

#### Note


- See "Non-Inverting Compensation Components Value Table" for Closed Loop Gain values.

**Typical Performance Curves for  $\mu$ A715 and  $\mu$ A715C (Cont.)**


**Large Signal Pulse Response for Gain 100**




**Slew Rate vs Closed Loop Voltage Gain**




**Slew Rate vs Supply Voltage**




**Voltage Follower Transient Response**




**Inverting Unity Gain Large Signal Pulse Response**



**Small Signal Pulse Response Inverting Unity Gain**




**Voltage Follower (Note 1)**




CR01310F

**Voltage Offset Null Circuit (Note 1)**



CR01321F

**High Slew Rate Circuit (Note 1)**



CR01491F

**Note**

1. Lead numbers apply to metal package.


### Non-Inverting Compensation Components Values

Closed Loop Gain	C1	C2	C3
1000	10 pF		
100	50 pF		250 pF
10 (Note)	100 pF	500 pF	1000 pF
1	500 pF	2000 pF	1000 pF

#### Note

For gain 10, compensation may be simplified by removing C2, C3 and adding a 200 pF capacitor (C4) between Lead 7 and 10.

### Suggested Values of Compensation Capacitors vs Closed Loop Voltage Gain



PC04841F

### Layout Instructions


**Layout** — The layout should be such that stray capacitance is minimal.

**Supplies** — The supplies should be adequately bypassed.

Use of 0.1  $\mu$ F high quality ceramic capacitors is recommended.

**Ringing** — Excessive ringing (long acquisition time) may occur with large capacitive loads. This may be reduced by isolating the capacitive load with a resistance of 100  $\Omega$ .

### Frequency Compensation Circuit



#### Note


Lead numbers apply to metal package.

Large source resistances may also give rise to the same problem and this may be decreased by the addition of a capacitance across the feedback resistance. A value of around 50 pF for unity gain configuration and around 3.0 pF for gain 10 should be adequate.


**Latch Up** — This may occur when the amplifier is used as a voltage follower. The inclusion of a diode between leads 6 and 2 with the cathode toward lead 2 is the recommended preventive measure.

## Typical Applications

### Wide Bank Video Amplifier Drive Capability With $75 \Omega$ Coax Cable




PC04850F




CR05740F

7

### High Speed Integrator



PC04860F



CR01351F

### Note

All lead numbers shown refer to metal package.

# **μA725**

## **Instrumentation Operational Amplifier**

Linear Division Operational Amplifiers

**Description**

The μA725 is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift, and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The μA725 is lead compatible with the popular μA741 operational amplifier.

- Low Input Noise Current — 0.15 pA/ $\sqrt{\text{Hz}}$  At 1.0 kHz Typically
- High Open Loop Gain — 3,000,000 Typically
- Low Input Offset Current — 2.0 nA Typically
- Low Input Voltage Drift — 0.6  $\mu\text{V}/^\circ\text{C}$  Typically
- High Common Mode Rejection — 120 dB
- High Input Voltage Range —  $\pm 14$  V Typically
- Wide Power Supply Range —  $\pm 3.0$  V To  $\pm 22$  V
- Offset Null Capability

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu\text{A}725\text{AM}$ , $\mu\text{A}725\text{M}$ )	-55°C to +125°C
Commercial ( $\mu\text{A}725\text{EC}$ , $\mu\text{A}725\text{C}$ )	0°C to +70°C

## Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W


## Supply Voltage

Differential Input Voltage	$\pm 22$ V
Input Voltage <sup>3</sup>	$\pm 22$ V

Voltage Between Offset Null and V+	$\pm 0.5$ V
------------------------------------	-------------

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
3. For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.

**Connection Diagram  
8-Lead Metal Package  
(Top View)**


CD00581F

Lead 4 connected to case.


**Order Information**

Device Code	Package Code	Package Description
μA725HM	5W	Metal
μA725HC	5W	Metal
μA725AHM	5W	Metal
μA725EHC	5W	Metal

**Connection Diagram**

## 8-Lead DIP

## (Top View)




CD00601F

**Order Information**

Device Code	Package Code	Package Description
μA725TC	9T	Molded DIP

## Equivalent Circuit



EC000081F

# $\mu$ A725

$\mu$ A725A/E and  $\mu$ A725

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A725A/E			$\mu$ A725			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage (Without external trim)	$R_S \leq 10$ k $\Omega$			0.5		0.5	1.0	mV
$I_{IO}$	Input Offset Current				5.0		2.0	20	nA
$I_B$	Input Bias Current				75		42	100	nA
$Z_I$	Input Impedance			1.5			1.5		M $\Omega$
$P_c$	Power Consumption	$\mu$ A725A/ $\mu$ A725		80	120		80	120	mW
		$\mu$ A725E			150				
		$V_{CC} = \pm 3.0$ V			6.0				
CMR	Common Mode Rejection	$R_S \leq 10$ k $\Omega$	120	130		110	120		dB
$V_{IR}$	Input Voltage Range		$\pm 13.5$	$\pm 14$		$\pm 13.5$	$\pm 14$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$		2.0	5.0		2.0	10	$\mu$ V/V
Avs	Large Signal Voltage Gain	$R_L \geq 2.0$ k $\Omega$ , $V_O = \pm 10$ V	1000	3000		1000	3000		V/mV
V <sub>OP</sub>	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12.5$			$\pm 12$	$\pm 13.5$		V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$	$\pm 13.5$		V
$e_n$	Input Noise Voltage	$f_0 = 10$ Hz		15	15		15		nV/ $\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz		9.0	12		9.0		
		$f_0 = 1.0$ kHz		8.0	12		8.0		
$i_n$	Input Noise Current	$f_0 = 10$ Hz		1.0	1.2		1.0		pA/ $\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz		0.3	0.6		0.3		
		$f_0 = 1.0$ kHz		0.15	0.25		0.15		

The following specifications apply over the range of  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for  $\mu$ A725E,  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for  $\mu$ A725A and  $\mu$ A725.

$V_{IO}$	Input Offset Voltage (Without external trim)	$R_S \leq 10$ k $\Omega$			0.75			1.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without external trim)	$R_S = 50$ $\Omega$		2.0	2.0		2.0	5.0	$\mu$ V/ $^\circ\text{C}$
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (With external trim)	$R_S = 50$ $\Omega$		0.6			0.6		$\mu$ V/ $^\circ\text{C}$
$I_{IO}$	Input Offset Current	$T_A = T_A$ Max			4.0		1.2	20	nA
		$T_A = T_A$ Min		5.0	18		7.5	40	

**$\mu$ A725A/E and  $\mu$ A725 (Cont.)**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V,  $0^\circ C \leq T_A \leq +70^\circ C$  for  $\mu$ A725E,  $-55^\circ C \leq T_A \leq +125^\circ C$  for  $\mu$ A725A and  $\mu$ A725.

Symbol	Characteristic	Condition	$\mu$ A725A/E			$\mu$ A725			Unit
			Min	Typ	Max	Min	Typ	Max	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			35	90		35		pA/ $^\circ$ C
$I_{IB}$	Input Bias Current	$T_A = T_A$ Max			70		20	100	nA
		$T_A = T_A$ Min			180		80	200	nA
CMR	Common Mode Rejection	$R_S \leq 10$ k $\Omega$	110			100			dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$			8.0			20	$\mu$ V/V
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0$ k $\Omega$ , $T_A = T_A$ Max	1000			1000			V/mV
		$R_L \geq 2.0$ k $\Omega$ , $T_A = T_A$ Min	500			250			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			V

**$\mu$ A725C**

**Electrical Characteristics**  $T_A = 25^\circ C$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage (Without external trim)	$R_S \leq 10$ k $\Omega$		0.5	2.5	mV
$I_{IO}$	Input Offset Current			2.0	35	nA
$I_{IB}$	Input Bias Current			42	125	nA
$e_n$	Input Noise Voltage	$f_0 = 10$ Hz		15		nV/ $\sqrt$ Hz
		$f_0 = 100$ Hz		9.0		
		$f_0 = 1.0$ kHz		8.0		
$i_n$	Input Noise Current	$f_0 = 10$ Hz		1.0		pA/ $\sqrt$ Hz
		$f_0 = 100$ Hz		0.3		
		$f_0 = 1.0$ kHz		0.15		
$Z_I$	Input Impedance			1.5		M $\Omega$
$V_{IR}$	Input Voltage Range		$\pm 13.5$	$\pm 14$		V
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0$ k $\Omega$ , $V_O = \pm 10$ V	250	3000		V/mV
CMR	Common Mode Rejection	$R_S \leq 10$ k $\Omega$	94	120		dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$		2.0	35	$\mu$ V/V
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$	$\pm 13.5$		V
		$R_L = 2.0$ k $\Omega$	$\pm 10$	$\pm 13.5$		
$P_c$	Power Consumption			80	150	mW

---

# $\mu$ A725


---

 **$\mu$ A725C (Cont.)****Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage (Without external trim)	$R_S \leq 10 \text{ k}\Omega$			3.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without external trim)	$R_S = 50 \text{ }\Omega$		2.0		$\mu\text{V}/^\circ\text{C}$
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (With external trim)	$R_S = 50 \text{ }\Omega$		0.6		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current	$T_A = T_A \text{ Max}$		1.2	35	nA
		$T_A = T_A \text{ Min}$		4.0	50	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10		pA/ $^\circ\text{C}$
$I_{IB}$	Input Bias Current	$T_A = T_A \text{ Max}$			125	nA
		$T_A = T_A \text{ Min}$			250	
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$	125			V/mV
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$		115		dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		20		$\mu\text{V/V}$
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			V

### Typical Performance Curves


Voltage Gain vs Temperature For Supply Voltages For  $\mu$ A725/A




Voltage Gain vs Temperature for Supply Voltages For  $\mu$ A725C/E




Input Offset Current vs Temperature For  $\mu$ A725/A




Change In Trimmed Input Offset Voltage vs Temperature For  $\mu$ A725/A




Untrimmed Input Offset Voltage vs Temperature For  $\mu$ A725/A




Trimmed Input Offset Voltage vs Temperature For  $\mu$ A725C/E




Untrimmed Input Offset Voltage vs Temperature For  $\mu$ A725C/E



Input Offset Current vs Temperature For  $\mu$ A725C/E




Input Bias Current vs Temperature For  $\mu$ A725/A




**Typical Performance Curves for all Types (Cont.)**

**Input Bias Current vs Temperature  $\mu$ A725C/E**




PC03510F

**Common Mode Rejection Ratio vs Temperature**




PC03520F

**Power Supply Rejection Ratio vs Temperature**




PC03530F

**Output Voltage Swing vs Temperature**




PC03540F

**Common Mode Rejection Ratio vs Supply Voltage**




PC03550F

**DC Closed Loop Voltage Gain Error vs Source Resistance**




PC03561F

**Common Mode Input Voltage Range vs Supply Voltage**




PC03570F

**Input Offset Voltage Drift vs Time**



PC03580F


**Stabilization Time of Input Offset Voltage From Power Turn-On**



PC03590F


### Typical Performance Curves for all Types (Cont.)

Change In Input Offset Voltage  
Due to Thermal Shock vs Time




PC03600F

Broadband Noise for Various Bandwidths




PC03631F

Equivalent Input Noise Voltage  
Due to External Common Mode  
Noise vs Frequency




PC03661F

Input Noise Voltage vs  
Frequency




PC03611F

Input Noise Current vs  
Frequency




PC03621F

Narrow Band Spot Noise Figure  
Contours




PC03641F

Noise Figure vs Source  
Resistance



PC03651F


Equivalent Input Ripple Voltage  
Due to Power Supply Ripple vs  
Frequency



PC03671F


### Typical Performance Curves for all Types (Cont.)

#### Power Consumption vs Temperature




PC03690F

#### Open Loop Frequency Response For Values of Compensation




PC03700F

#### Values for Suggested Compensation Networks vs Various Closed Loop Voltage Gains




PC03711F

#### Frequency Response for Various Closed Loop Gains




PC03720F

#### Output Voltage Swing vs Frequency



PC03730F

#### Slew Rate vs Closed Loop Gain




PC03741F

#### Compensation Component Values


$A_V$	$R_1$ ( $\Omega$ )	$C_1$ ( $\mu\text{F}$ )	$R_2$ ( $\Omega$ )	$C_2$ ( $\mu\text{F}$ )
10,000	10 k	50 pF	—	—
1,000	470	.001	—	—
100	47	.01	—	—
10	27	.05	270	.0015
1	10	.05	39	.02

#### Voltage Offset Null Circuit



CR01140F


#### Frequency Compensation Circuit




CR01150F

Use  $R_3 = 51\Omega$  when the amplifier is operated with capacitive load.

### Transient Response Test Circuit




### Transient Response



### Typical Applications


#### Precision Amplifier $A_{VCL} = 1000$




#### Characteristics

$A_V = 1000 = 60 \text{ dB}$   
 DC Gain Error = 0.05%  
 Bandwidth = 1 kHz for -0.05% error  
 Diff. Input Res. = 1 MΩ  
 Typical amplifying capability  
 $e_n = 10 \text{ } \mu\text{V}$  on  $V_{CM} = 1.0 \text{ V}$   
 Caution: Minimize Stray Capacitance

#### Active Filter — Band Pass With 60 dB Gain




#### Active Filter Frequency Response




Lead numbers are shown for metal package only.

**Typical Applications (Cont.)**


**Photodiode Amplifier (Note 2)**



**Thermocouple Amplifier (Note 2)**



**$\pm 100$  V Common Mode Range Differential Amplifier (Note 2)**




**Notes**

1. Indicates  $\pm 1\%$  metal film resistors recommended for temperature stability.
2. Lead numbers are shown for metal package only.

**Typical Applications (Cont.)**

**Instrumentation Amplifier With High Common Mode Rejection (Note 1)**



7

AF00571F

$$\frac{R1}{R6} = \frac{R3}{R4} \text{ for best CMRR}$$

$$R3 = R4$$

$$R1 = R6 = 10 R3$$

$$\text{Gain} = \frac{R6}{R7}$$

**Note**

1. Lead numbers are shown for metal package only.

# $\mu$ A741

## Operational Amplifier

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A741 is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch up tendencies make the  $\mu$ A741 ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.


- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up

**Absolute Maximum Ratings**

Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended ( $\mu$ A741AM, $\mu$ A741M)	-55°C to +125°C
Commercial ( $\mu$ A741EC, $\mu$ A741C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
8L-Ceramic DIP	1.30 W
SO-8	0.81 W
Supply Voltage	
$\mu$ A741A, $\mu$ A741, $\mu$ A741E	$\pm$ 22 V
$\mu$ A741C	$\pm$ 18 V
Differential Input Voltage	
Input Voltage <sup>3</sup>	$\pm$ 30 V
Output Short Circuit Duration <sup>4</sup>	Indefinite

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can and Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the SO-8 at 6.5 mW/°C.
3. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.
4. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


**Connection Diagram  
8-Lead Metal Package  
(Top View)**


CD00751F

Lead 4 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A741HM	5W	Metal
$\mu$ A741HC	5W	Metal
$\mu$ A741AHM	5W	Metal
$\mu$ A741EHC	5W	Metal


**Connection Diagram  
8-Lead DIP and SO-8 Package  
(Top View)**


CD00761F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A741RM	6T	Ceramic DIP
$\mu$ A741RC	6T	Ceramic DIP
$\mu$ A741SC	KC	Molded Surface Mount
$\mu$ A741TC	9T	Molded DIP
$\mu$ A741ARM	6T	Ceramic DIP
$\mu$ A741ERC	6T	Ceramic DIP
$\mu$ A741ETC	9T	Molded DIP

Equivalent Circuit



BD00351F

# $\mu$ A741

## $\mu$ A741 and $\mu$ A741C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A741			$\mu$ A741C			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$		1.0	5.0		2.0	6.0	mV
$V_{IO}$ adj	Input Offset Voltage Adjustment Range			$\pm 15$			$\pm 15$		mV
$I_{IO}$	Input Offset Current			20	200		20	200	nA
$I_B$	Input Bias Current			80	500		80	500	nA
$Z_I$	Input Impedance		0.3	2.0		0.3	2.0		M $\Omega$
$I_{CC}$	Supply Current			1.7	2.8		1.7	2.8	mA
$P_c$	Power Consumption			50	85		50	85	mW
CMR	Common Mode Rejection		70			70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$	$\pm 13$		$\pm 12$	$\pm 13$		V
PSRR	Power Supply Rejection Ratio			30	150				$\mu$ V/V
		$V_{CC} = \pm 5.0$ V to $\pm 18$ V					30	150	
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0$ k $\Omega$ , $V_O = \pm 10$ V	50	200		20	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$		$\pm 12$		$\pm 12$	$\pm 14$		V
		$R_L = 2.0$ k $\Omega$		$\pm 10$		$\pm 10$	$\pm 13$		
TR	Transient Response	Rise time	$V_I = 20$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		0.3		0.3		$\mu$ s
		Overshoot			5.0		5.0		%
BW	Bandwidth				1.0		1.0		MHz
SR	Slew Rate	$R_L \geq 2.0$ k $\Omega$ , $A_V = 1.0$			0.5		0.5		V/ $\mu$ s

**$\mu$ A741 and  $\mu$ A741C (Cont.)**

**Electrical Characteristics** Over the range of  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$  for  $\mu\text{A741}$ ,  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$  for  $\mu\text{A741C}$ , unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>\mu</math>A741</b>			<b><math>\mu</math>A741C</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage							7.5	mV
		$R_S \leq 10 \text{ k}\Omega$		1.0	6.0				
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range			$\pm 15$			$\pm 15$		mV
$I_{IO}$	Input Offset Current							300	nA
		$T_A = +125^{\circ}\text{C}$		7.0	200				
		$T_A = -55^{\circ}\text{C}$		85	500				
$I_{IB}$	Input Bias Current							800	nA
		$T_A = +125^{\circ}\text{C}$		0.03	0.5				
		$T_A = -55^{\circ}\text{C}$		0.3	1.5				
$I_{CC}$	Supply Current	$T_A = +125^{\circ}\text{C}$		1.5	2.5				mA
		$T_A = -55^{\circ}\text{C}$		2.0	3.3				
$P_C$	Power Consumption	$T_A = +125^{\circ}\text{C}$		45	75				mW
		$T_A = -55^{\circ}\text{C}$		60	100				
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90					dB
$V_{IR}$	Input Voltage Range		$\pm 12$	$\pm 13$					V
PSRR	Power Supply Rejection Ratio			30	150				$\mu\text{V/V}$
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	25			15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$					V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 13$		

# $\mu$ A741

## $\mu$ A741A and $\mu$ A741E

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 50 \Omega$		0.8	3.0	mV
$I_{IO}$	Input Offset Current			3.0	30	nA
$I_{IB}$	Input Bias Current			30	80	nA
$Z_I$	Input Impedance	$V_{CC} = \pm 20 \text{ V}$	1.0	6.0		M $\Omega$
$P_c$	Power Consumption	$V_{CC} = \pm 20 \text{ V}$		80	150	mW
PSRR	Power Supply Rejection Ratio	$V_{CC} = +10 \text{ V}, -20 \text{ V}$ to $V_{CC} = +20 \text{ V}, -10 \text{ V}$ , $R_S = 50 \Omega$		15	50	$\mu\text{V/V}$
$I_{OS}$	Output Short Circuit Current		10	25	40	mA
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 20 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 15 \text{ V}$	50	200		V/mV
TR	Transient Response	Rise time	$A_V = 1.0$ , $V_{CC} = \pm 20 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	0.25	0.8	$\mu\text{s}$
		Overshoot		6.0	20	%
BW	Bandwidth		0.437	1.5		MHz
SR	Slew Rate	$V_I = \pm 10 \text{ V}$ , $A_V = 1.0$	0.3	0.7		V/ $\mu$ s

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the  $\mu$ A741A, and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for the  $\mu$ A741E.

$V_{IO}$	Input Offset Voltage				4.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity				15	$\mu\text{V}/^\circ\text{C}$
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range	$V_{CC} = \pm 20 \text{ V}$	10			mV
$I_{IO}$	Input Offset Current				70	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity				0.5	$\text{nA}/^\circ\text{C}$
$I_{IB}$	Input Bias Current				210	nA
$Z_I$	Input Impedance		0.5			M $\Omega$
$P_c$	Power Consumption	$V_{CC} = \pm 20 \text{ V}$	$\mu$ A741A	$-55^\circ\text{C}$	165	mW
			+125°C		135	
			$\mu$ A741E		150	
CMR	Common Mode Rejection	$V_{CC} = \pm 20 \text{ V}$ , $V_I = \pm 15 \text{ V}$ , $R_S = 50 \Omega$	80	95		dB
$I_{OS}$	Output Short Circuit Current		10	40		mA
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 20 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 15 \text{ V}$	32			V/mV
		$V_{CC} = \pm 5.0 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 2.0 \text{ V}$	10			
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 20 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 16$		V
			$R_L = 2.0 \text{ k}\Omega$	$\pm 15$		


### Typical Performance Curves

**Voltage Gain vs Supply Voltage for  $\mu$ A741/A**




PC05160F

**Output Voltage Swing vs Supply Voltage for  $\mu$ A741/A**




PC05170F

**Input Common Mode Voltage vs Supply Voltage for  $\mu$ A741/A**




PC05180F

**Voltage Gain vs Supply Voltage for  $\mu$ A741C/E**




PC05190F

**Output Voltage Swing vs Supply Voltage for  $\mu$ A741C/E**




PC05200F

**Transient Response Test Circuit for  $\mu$ A741C/E**




PC05220F

**Transient Response Test Circuit for  $\mu$ A741C/E**



Lead numbers are shown  
for metal package only


**Common Mode Rejection Ratio vs Frequency for  $\mu$ A741C/E**




PC05241F

**Typical Performance Curves (Cont.)**


**Frequency Characteristics vs Supply Voltage for μA741C/E**




**Power Consumption vs Supply Voltage**



**Input Offset Current vs Supply Voltage**




**Voltage Offset Null Circuit for μA741C/E**




Lead numbers are shown  
for metal package only


**Open Loop Frequency Response**




**Input Impedance and Input Capacitance vs Frequency**




**Voltage Follower Large Signal Pulse Response for μA741C/E**



**Open Loop Phase Response vs Frequency**




**Output Resistance vs Frequency**




**Typical Performance Curves (Cont.)**

**Output Voltage Swing vs Load Resistance**




PC05330F

**Output Voltage Swing vs Frequency**




PC05341F

**Input Noise Voltage vs Frequency**




PC05361F

**Input Noise Current vs Frequency**




PC05371F

**Input Bias Current vs Temperature for  $\mu$ A741/A**




PC05390F

**Broadband Noise for Various Bandwidths**




PC05381F

**Input Impedance vs Temperature for  $\mu$ A741/A**



PC05401F


**Short Circuit Current vs Temperature for  $\mu$ A741/A**



PC05411F


**Typical Performance Curves (Cont.)**

**Input Offset Current vs  
Temperature for  $\mu$ A741/A**




PC05420F

**Power Consumption vs  
Temperature for  $\mu$ A741/A**




PC05430F

**Frequency Characteristics vs  
Temperature for  $\mu$ A741/A**




PC05440F

**Input Bias Current vs  
Temperature for  $\mu$ A741C/E**




PC05450F

**Input Impedance vs  
Temperature for  $\mu$ A741C/E**




PC05461F

**Input Offset Current vs  
Temperature for  $\mu$ A741C/E**




PC05470F

**Power Consumption vs  
Temperature for  $\mu$ A741C/E**




PC05480F

**Short Circuit Current vs  
Temperature for  $\mu$ A741C/E**



PC05491F

**Frequency Characteristics vs  
Temperature for  $\mu$ A741C/E**



PC05500F

# $\mu$ A747

## Dual Operational Amplifier

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A747 contains a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch up make the  $\mu$ A747 ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu$ A747 is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications. For single amplifier performance, see  $\mu$ A741 data sheet.

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up

**Absolute Maximum Ratings**

Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

Operating Temperature Range

Extended ( $\mu$ A747AM, $\mu$ A747M)	-55°C to +125°C
Commercial ( $\mu$ A747EC, $\mu$ A747C)	0°C to +70°C

Lead Temperature

Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

Supply Voltage

$\mu$ A747A, $\mu$ A747	$\pm 22$ V
$\mu$ A747E, $\mu$ A747C	$\pm 18$ V

Differential Input Voltage


Input Voltage <sup>3</sup>	$\pm 30$ V
Voltage Between Offset Null and V-	$\pm 0.5$ V

Output Short Circuit Duration<sup>4</sup>

Indefinite	
------------	--

**Notes**

- $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP and SO-14, and  $175^\circ\text{C}$  for the Metal Can Ceramic DIP.
- Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 10L-Metal Can at  $7.1 \text{ mW}/^\circ\text{C}$ , the 14L-Ceramic DIP at  $9.1 \text{ mW}/^\circ\text{C}$ , the 14L-Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ , and the SO-14 at  $7.5 \text{ mW}/^\circ\text{C}$ .
- For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

**Connection Diagram****10-Lead Metal Package  
(Top View)**


CD00771F

Lead 5 connected to case.

7

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A747HM	5X	Metal
$\mu$ A747HC	5X	Metal
$\mu$ A747AHM	5X	Metal
$\mu$ A747EHC	5X	Metal

**Connection Diagram****14-Lead DIP and SO-14 Package  
(Top View)**


CD00781F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A747DM	6A	Ceramic DIP
$\mu$ A747DC	6A	Ceramic DIP
$\mu$ A747PC	9A	Molded DIP
$\mu$ A747SC	KD	Molded Surface Mount
$\mu$ A747ADM	6A	Ceramic DIP
$\mu$ A747EDC	6A	Ceramic DIP

4. Short circuit may be to ground or either supply. Rating applies to  $125^\circ\text{C}$  case temperature or  $75^\circ\text{C}$  ambient temperature.

**Equivalent Circuit (1/2 of circuit)**



8D00351F

$V+A$  is internally connected to  $V+B$ .

# μA747

## μA747 and μA747C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	μA747			μA747C			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0		1.0	6.0	mV
$V_{IO}$ adj	Input Offset Voltage Adjustment Range			± 15			± 15		mV
$I_{IO}$	Input Offset Current			20	200		20	200	nA
$I_{IB}$	Input Bias Current			80	500		80	500	nA
$Z_I$	Input Impedance		0.3	2.0		0.3	2.0		MΩ
$I_{CC}$	Supply Current			3.4	5.6		3.9	5.6	mA
$P_c$	Power Consumption			100	170		100	170	mW
PSRR	Power Supply Rejection Ratio			30	150				µV/V
		$V_{CC} = \pm 5.0 \text{ V to } \pm 18 \text{ V}$					30	150	
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	50	200		25	200		V/mV
TR	Transient Response	Rise time	$V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ ,	0.3			0.3		µs
		Overshoot	$C_L = 100 \text{ pF}$ , $A_V = 1.0$	5.0			5.0		%
BW	Bandwidth			1.0			1.0		MHz
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.5			0.5		V/µs
CS	Channel Separation			120			120		dB

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for μA747,  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$  for μA747C

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0		1.0	7.5	mV
$I_{IO}$	Input Offset Current	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$					7.0	300	nA
		$T_A = +125^\circ\text{C}$		7.0	200				
		$T_A = -55^\circ\text{C}$		85	500				
$I_{IB}$	Input Bias Current	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$					30	800	nA
		$T_A = +125^\circ\text{C}$		0.03	0.5				
		$T_A = -55^\circ\text{C}$		0.3	1.5				
$I_{CC}$	Supply Current	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$					4.0	6.6	mA
		$T_A = +125^\circ\text{C}$		3.0	5.0				
		$T_A = -55^\circ\text{C}$		4.0	6.6				
$P_c$	Power Consumption	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$					120	200	mW
		$T_A = +125^\circ\text{C}$		90	150				
		$T_A = -55^\circ\text{C}$		120	200				
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$		70	90		70	90	
$V_{IR}$	Input Voltage Range			± 12	± 13		± 12	± 13	V
PSRR	Power Supply Rejection Ratio			30	150				µV/V
		$V_{CC} = \pm 5.0 \text{ V to } \pm 18 \text{ V}$					30	150	
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	25			15			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		V
		$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		± 10	± 13		

# **$\mu$ A747**

## **$\mu$ A747A and $\mu$ A747E**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic		Condition		Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage		$R_S \leq 50 \Omega$			0.8	3.0	mV
$V_{IO}$ adj	Input Offset Voltage Adjustment Range		$V_{CC} = \pm 20 \text{ V}$		10			mV
$I_{IO}$	Input Offset Current					3.0	30	nA
$I_{IB}$	Input Bias Current					30	80	nA
$Z_I$	Input Impedance		$V_{CC} = \pm 20 \text{ V}$		1.0	6.0		MΩ
$P_c$	Power Consumption		$V_{CC} = \pm 20 \text{ V}$			160	300	mW
CMR	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V}$ , $V_I = \pm 15 \text{ V}$ , $R_S = 50 \Omega$		80	95		dB
PSRR	Power Supply Rejection Ratio		$V_{CC} = +10 \text{ V}, -20 \text{ V}$ to $V_{CC} = +20 \text{ V}, -10 \text{ V}$ , $R_S = 50 \Omega$			15	50	µV/V
$I_{OS}$	Output Short Circuit Current		$\mu$ A747A		10	25	40	mA
			$\mu$ A747E		10	25	35	
Avs	Large Signal Voltage Gain		$V_{CC} = \pm 20 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 15 \text{ V}$		50			V/mV
TR	Transient Response	Rise time	$V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$			0.25	0.8	µs
		Overshoot	$A_V = 1.0$			6.0	20	%
BW	Bandwidth				0.437	1.5		MHz
SR	Slew Rate		$V_I = \pm 10 \text{ V}$ , $A_V=1$		0.3	0.7		V/µs

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for  $\mu$ A747A,  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for  $\mu$ A747E.


$V_{IO}$	Input Offset Voltage						4.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity						15	µV/°C
$I_{IO}$	Input Offset Current						70	nA
$I_{IB}$	Input Bias Current						210	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$\mu$ A747E	$T_A = 25^\circ\text{C}$ to $70^\circ\text{C}$			0.2	nA/°C
				$T_A = 0^\circ\text{C}$ to $25^\circ\text{C}$			0.5	
			$\mu$ A747A	$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$			0.2	
				$T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$			0.5	
$Z_I$	Input Impedance		$V_{CC} = \pm 20 \text{ V}$		0.5			MΩ
$P_c$	Power Consumption		$V_{CC} = \pm 20 \text{ V}$	$\mu$ A747A	$-55^\circ\text{C}$		330	mW
					$+125^\circ\text{C}$		270	
				$\mu$ A747E			330	
$I_{OS}$	Output Short Circuit Current				10		40	mA
Avs	Large Signal Voltage Gain		$V_{CC} = \pm 20 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 15 \text{ V}$		32			V/mV
			$V_{CC} = \pm 5 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 2.0 \text{ V}$		10			
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 16$			V
				$R_L = 2.0 \text{ k}\Omega$	$\pm 15$			
CS	Channel Separation		$V_{CC} = \pm 20 \text{ V}$		100			dB

### Typical Performance Curves for $\mu$ A747A and $\mu$ A747


**Input Bias Current vs Temperature**




**Input Impedance vs Temperature**




**Short Circuit Current vs Temperature**




**Input Offset Current vs Temperature**




**Power Consumption vs Temperature**




**Frequency Characteristics vs Temperature**




**Input Bias Current vs Temperature For  $\mu$ A747C/E**



**Input Impedance vs Temperature For  $\mu$ A747C/E**




**Input Offset Current vs Temperature For  $\mu$ A747C/E**




# $\mu$ A747

## Typical Performance Curves (Cont.)


**Power Consumption vs  
Temperature For  $\mu$ A747C/E**




**Power Consumption vs  
Supply Voltage**




**Input Offset Current vs  
Supply Voltage**




**Short Circuit Current vs  
Temperature For  $\mu$ A747C/E**




**Frequency Characteristics vs  
Temperature For  $\mu$ A747C/E**




**Open Loop Frequency Response**




**Input Impedance and Input  
Capacitance vs Frequency**



**Open Loop Phase Response  
vs Frequency**




**Output Resistance vs  
Frequency**




**Typical Performance Curves (Cont.)**


**Output Voltage Swing vs Load Resistance**




**Output Voltage Swing vs Frequency**




**Input Noise Voltage Density vs Frequency**




**Input Noise Current Density vs Frequency**




**Broadband Noise for Various Bandwidths**




**Common Mode Rejection Ratio vs Frequency  $\mu$ A747/C**




**Transient Response For  $\mu$ A747/C**



**Voltage Follower Large Signal Pulse Response For  $\mu$ A747/C**




**Frequency Characteristics vs Supply Voltage For  $\mu$ A747/C**




## Test Circuits

### Voltage Offset Null Circuit



CR01421F


### Transient Response Test Circuit



CR01431F

## Typical Applications


### Quadrature Oscillator



$$f = \frac{1}{2\pi\sqrt{C_2 R_2 C_3 R_3}} \quad (R_1 C_1 = R_2 C_2)$$

AF00761F

### Tracking Positive and Negative Voltage References




AF00771F

$$\text{Positive Output} = V_{D1} \times \frac{R1 + R2}{R2}$$


$$\text{Negative Output} = -\text{Positive Output} \times \frac{R6}{R5}$$

### Analog Multiplier



AF00781F

### Compressor/Expander Amplifiers (Note 1)



AF00791F

#### Notes

1. Maximum Compression Expansion Ratio =  $R/R$  ( $10 \text{ k}\Omega > R \geq 0$ )
2. Matched to 0.1%  $E_O = 100 E_{I1} \times E_{I2}$
3. Diodes D1 through D4 are matched FD666 or Equivalent

# $\mu$ A748

## Operational Amplifier

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A748 is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications where tailoring of frequency characteristics is desirable. High common mode voltage range and absence of latch up make the  $\mu$ A748 ideal for use as a voltage follower. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu$ A748 is short circuit protected and has the same lead configuration as the popular  $\mu$ A741 operational amplifier. Unity gain frequency compensation is achieved by means of a single 30 pF capacitor.

- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A748M)	-55°C to +125°C
Commercial ( $\mu$ A748C)	0°C to +70°C

## Lead Temperature

Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>


8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
8L-Ceramic DIP	1.30 W
SO-8	0.81 W

## Supply Voltage

Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>3</sup>	$\pm 15$ V
Output Short Circuit Duration <sup>4</sup>	Indefinite

**Notes**


1.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can and Ceramic DIP
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the SO-8 at 6.5 mW/°C.
3. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.
4. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or +75°C ambient temperature.

**Connection Diagram**8-Lead Metal Package  
(Top View)

Lead 4 connected to case.


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A748HM	5W	Metal
$\mu$ A748HC	5W	Metal

**Connection Diagram**8-Lead DIP and SO-8 Package  
(Top View)**Order Information**

Device Code	Package Code	Package Description
$\mu$ A748RC	6T	Ceramic DIP
$\mu$ A748SC	KC	Molded Surface Mount
$\mu$ A748TC	9T	Molded DIP

**Equivalent Circuit**



# **$\mu$ A748**

 **$\mu$ A748**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ ,  $C_C = 30 \text{ pF}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0	mV
$V_{IO}$ adj	Input Offset Voltage Adjustment Range			$\pm 15$		mV
$I_{IO}$	Input Offset Current			20	200	nA
$I_{IB}$	Input Bias Current			80	500	nA
$Z_I$	Input Impedance		0.3	2.0		M $\Omega$
$I_{CC}$	Supply Current			1.9	2.8	mA
$P_c$	Power Consumption			60	85	mW
$I_{OS}$	Output Short Circuit Current			25		mA
$AV_s$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	50	150		V/mV
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}$ , $C_C = 30 \text{ pF}$ ,	0.3		$\mu\text{s}$
		Overshoot	$R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$	5.0		%
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.5		$\text{V}/\mu\text{s}$
			$R_L = 2.0 \cdot k\Omega$ , $C_C = 3.5 \text{ pF}$ , $A_V = 10$	5.5		

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current	$T_A = T_A \text{ Max}$		10	200	nA
		$T_A = T_A \text{ Min}$		50	500	
$I_{IB}$	Input Bias Current	$T_A = T_A \text{ Max}$		0.03	0.5	$\mu\text{A}$
		$T_A = T_A \text{ Min}$		0.3	1.5	
$I_{CC}$	Supply Current	$T_A = T_A \text{ Max}$		1.5	2.5	mA
		$T_A = T_A \text{ Min}$		2.0	3.3	
$P_c$	Power Consumption	$T_A = T_A \text{ Max}$		45	75	mW
		$T_A = T_A \text{ Min}$		60	100	
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 12$	$\pm 13$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150	$\mu\text{V}/\text{V}$
$AV_s$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	25			V/mV
		$R_L = 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$		V
$V_{OP}$	Output Swing		$\pm 10$	$\pm 13$		

# μA748

## μA748C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ ,  $C_C = 30 \text{ pF}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	6.0	mV
$I_{IO}$	Input Offset Current				20	200	nA
$I_{IB}$	Input Bias Current				80	500	nA
$Z_I$	Input Impedance			0.3	2.0		MΩ
$I_{CC}$	Supply Current				1.9	2.8	mA
$P_c$	Power Consumption				60	85	mW
$I_{OS}$	Output Short Circuit Current				25		mA
$A_{VS}$	Large Signal Voltage Gain		$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	20	150		V/mV
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}$ , $C_C = 30 \text{ pF}$ ,		0.3		μs
		Overshoot	$R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		5.0		%
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.5		V/μs


The following specifications apply for  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	7.5	mV
$I_{IO}$	Input Offset Current		$T_A = T_A \text{ Max}$			300	nA
			$T_A = T_A \text{ Min}$			800	μA
$I_{CC}$	Supply Current		$T_A = T_A \text{ Max}$		1.5	2.5	mA
			$T_A = T_A \text{ Min}$		2.0	3.3	
$P_c$	Power Consumption		$T_A = T_A \text{ Max}$		45	75	mW
			$T_A = T_A \text{ Min}$		60	100	
CMR	Common Mode Rejection		$R_S \leq 10 \text{ k}\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range			±12	±13		V
PSRR	Power Supply Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$		30	150	μV/V
$A_{VS}$	Large Signal Voltage Gain		$R_L \geq 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	15			V/mV
$V_{OP}$	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	±12	±14		V
			$R_L = 2.0 \text{ k}\Omega$	±10	±13		


# $\mu$ A748

## Typical Performance Curves for $\mu$ A748


**Input Bias Current vs Temperature**




**Input Offset Current vs Supply Voltage**




**Input Bias Current vs Temperature for  $\mu$ A748C**




**Input Impedance vs Temperature**




**Input Offset Current vs Temperature**




**Short Circuit Current vs Temperature**




**Power Consumption vs Temperature**



**Input Impedance vs Temperature for  $\mu$ A748C**




**Short Circuit Current vs Temperature for  $\mu$ A748C**




**Typical Performance Curves for  $\mu$ A748 and  $\mu$ A748C (Cont.)**


**Input Offset Current vs Supply Voltage for  $\mu$ A748C**




**Voltage Gain vs Supply Voltage**




**Power Consumption vs Supply Voltage**




**Input Offset Current vs Temperature for  $\mu$ A748C**




**Output Voltage Swing vs Supply Voltage**




**Output Voltage Swing vs Load Resistance**




**Power Consumption vs Temperature for  $\mu$ A748C**



**Input Common Mode Voltage Range vs Supply Voltage**




**Frequency Characteristics vs Supply Voltage**




**Typical Performance Curves for  $\mu$ A748 and  $\mu$ A748C (Cont.)**


**Frequency Characteristics vs Temperature for  $\mu$ A748**




**Input Noise Current vs Frequency**




**Open Loop Phase Response vs Frequency**




**Frequency Characteristics vs Temperature for  $\mu$ A748C**




**Input Noise Voltage vs Frequency**




**Broadband Noise for Various Bandwidths**




**Open Loop Frequency Response for  $R_L = 2 \text{ k}\Omega$**



**Output Voltage Swing vs Frequency**




**Open Loop Frequency Response for  $R_L \geq 10 \text{ k}\Omega$**




### Typical Performance Curves for $\mu$ A748 and $\mu$ A748C (Cont.)

#### Frequency Response for Various Closed Loop Gains




PC03351F

#### Voltage Follower Transient Response (Gain of 1)




PC03961F

#### Output Resistance vs Frequency




PC03391F

#### Input Impedance and Input Capacitance vs Frequency



PC03371F


#### Compensation Capacitance vs Closed Loop Voltage Gain




PC03360F

#### Voltage Follower Large Signal Pulse Response

##### Transient Response Test Circuit




TC00010F



PC03381F


#### Common Mode Rejection Ratio vs Frequency




PC03401F

## Test Circuits

### Feed Forward Compensation




### Large Signal Feed Forward Transient Response




### Voltage Offset Null Circuit

#### Suggested




#### Alternate




### Typical Applications

#### Pulse Width Modulator



#### Practical Differentiator




$$f_c = \frac{1}{2\pi R_2 C_1}$$

$$f_h = \frac{1}{2\pi R_1 C_1} = \frac{1}{2\pi R_2 C_2}$$

$f_c < f_h < f_{\text{unity gain}}$

#### Circuit for Operating the $\mu$ A748 Without a Negative Supply



# $\mu$ A759 • $\mu$ A77000

## Power Operational Amplifiers

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A759 and  $\mu$ A77000 are high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. The  $\mu$ A759 provides 325 mA and the  $\mu$ A77000 provides 250 mA output current and feature small signal characteristics better than the  $\mu$ A741. The amplifiers are designed to operate from a single or dual power supply with the input common mode range including the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The  $\mu$ A759 and  $\mu$ A77000 employ internal current limiting, thermal shutdown, and safe-area compensation making them essentially indestructible. These amplifiers are intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers, and power drivers.

- **Output Current**
  - $\mu$ A759 — 325 mA Minimum
  - $\mu$ A77000 — 250 mA Minimum
- **Internal Short Circuit Current Limiting**
- **Internal Thermal Overload Protection**
- **Internal Output Transistors Safe-Area Protection**
- **Input Common Mode Voltage Range Includes Ground Or Negative Supply**

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can	-65°C to +175°C
Power Watt	-65°C to +150°C

## Operating Junction Temperature Range


Extended ( $\mu$ A759M)	-55 to +150°C
Commercial ( $\mu$ A759C, $\mu$ A77000C)	0°C to +125°C

## Lead Temperature

Metal Can (soldering, 60 s)	300°C
Power Watt (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1</sup>	Internally Limited
Supply Voltage	$\pm$ 18 V
Differential Input Voltage	30 V
Input Voltage <sup>2</sup>	$\pm$ 15 V

**Notes**

1. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, use the thermal resistance values which follow the Electrical Characteristics Table.
2. For a supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.


**Connection Diagram**8-Lead Metal Package  
(Top View)

CD00491F

Lead 4 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A759HM	5W	Metal
$\mu$ A759HC	5W	Metal


**Connection Diagram**TO-202 Package  
(Top View)

CD00500F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A759U1C	8Z	Power Watt
$\mu$ A77000U1C	8Z	Power Watt

Equivalent Circuit



Note

All resistor values in ohms.

EO00021F

**$\mu$ A759**

**Electrical Characteristics**  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$		1.0	3.0	mV
$I_{IO}$	Input Offset Current			5.0	30	nA
$I_{IB}$	Input Bias Current			50	150	nA
$Z_I$	Input Impedance		0.25	1.5		M $\Omega$
$I_{CC}$	Supply Current			12	18	mA
$V_{IR}$	Input Voltage Range		+13 to V-	+13 to V-		V
$I_{OS}$	Output Short Circuit Current	$ V_{CC} - V_O  = 30$ V		$\pm 200$		mA
$I_{O PEAK}$	Peak Output Current	$3.0$ V $\leq  V_{CC} - V_O  \leq 10$ V	$\pm 325$	$\pm 500$		mA
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 50$ $\Omega$ , $V_O = \pm 10$ V	50	200		V/mV
TR	Transient Response	Rise time	$R_L = 50$ $\Omega$ , $A_V = 1.0$	300		ns
		Overshoot		5.0		%
SR	Slew Rate	$R_L = 50$ $\Omega$ , $A_V = 1.0$		0.6		V/ $\mu$ s
BW	Bandwidth	$A_V = 1.0$		1.0		MHz

The following specifications apply for  $-55^\circ\text{C} \leq T_J \leq +150^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$			4.5	mV
$I_{IO}$	Input Offset Current				60	nA
$I_{IB}$	Input Bias Current				300	nA
CMR	Common Mode Rejection	$R_S \leq 10$ k $\Omega$	80	100		dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$	80	100		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 50$ $\Omega$ , $V_O = \pm 10$ V	25	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 50$ $\Omega$	$\pm 10$	$\pm 12.5$		V

**μA759C**

**Electrical Characteristics**  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current				5.0	50	nA
$I_B$	Input Bias Current				50	250	nA
$Z_I$	Input Impedance			0.25	1.5		MΩ
$I_{CC}$	Supply Current				12	18	mA
$V_{IR}$	Input Voltage Range			+13 to $V_-$	+13 to $V_-$		V
$I_{OS}$	Output Short Circuit Current		$ V_{CC} - V_O  = 30 \text{ V}$		±200		mA
$I_{O PEAK}$	Peak Output Current		$3.0 \text{ V} \leq  V_{CC} - V_O  \leq 10 \text{ V}$	±325	±500		mA
$A_{VS}$	Large Signal Voltage Gain		$R_L \geq 50 \Omega$ , $V_O = \pm 10 \text{ V}$	25	200		V/mV
TR	Transient Response	Rise time	$R_L = 50 \Omega$ , $A_V = 1.0$		300		ns
		Overshoot			10		%
SR	Slew Rate		$R_L = 50 \Omega$ , $A_V = 1.0$		0.5		V/μs
BW	Bandwidth		$A_V = 1.0$		1.0		MHz

The following specifications apply for  $0^\circ \leq T_J \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
$I_{IO}$	Input Offset Current				100	nA
$I_B$	Input Bias Current				400	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	100		dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	80	100		dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 50 \Omega$ , $V_O = \pm 10 \text{ V}$	25	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 50 \Omega$	±10	±12.5		V

**$\mu$ A77000**

**Electrical Characteristics**  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		1.0	8.0	mV
$I_{IO}$	Input Offset Current				5.0	50	nA
$I_{IB}$	Input Bias Current				50	250	nA
$Z_I$	Input Impedance			0.25	1.5		M $\Omega$
$I_{CC}$	Supply Current				12	18	mA
$V_{IR}$	Input Voltage Range			+13 to V-	+13 to V-		V
$I_{OS}$	Output Short Circuit Current		$ V_{CC} - V_O  = 30 \text{ V}$		$\pm 200$		mA
$I_{O PEAK}$	Peak Output Current		$3.0 \text{ V} \leq  V_{CC} - V_O  \leq 10 \text{ V}$	$\pm 250$	$\pm 400$		mA
$A_{VS}$	Large Signal Voltage Gain		$R_L \geq 50 \text{ }\Omega$ , $V_O = \pm 10 \text{ V}$	25	200		V/mV
TR	Transient Response	Rise time	$R_L = 50 \text{ }\Omega$ , $A_V = 1.0$		300		ns
		Overshoot			10		%
SR	Slew Rate		$R_L = 50 \text{ }\Omega$ , $A_V = 1.0$		0.5		V/ $\mu$ s
BW	Bandwidth		$A_V = 1.0$		1.0		MHz

The following specifications apply for  $0^\circ \leq T_J \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			10	mV
$I_{IO}$	Input Offset Current				100	nA
$I_{IB}$	Input Bias Current				400	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$		70	100	dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		80	100	dB
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 50 \text{ }\Omega$ , $V_O = \pm 10 \text{ V}$	25	200		V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 50 \text{ }\Omega$	$\pm 10$	$\pm 12.5$		V

Package	Typ	Max	Typ	Max
	$\theta_{JC}$ °C/W	$\theta_{JC}$ °C/W	$\theta_{JA}$ °C/W	$\theta_{JA}$ °C/W
Power Watt (U1)	8.0	12	75	80
Metal Can (H)	30	40	120	150

$$P_D \text{ Max} = \frac{T_J \text{ Max} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or}$$

$$= \frac{T_J \text{ Max} - T_A}{\theta_{JA}} \text{ (Without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving  $T_J$ :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or}$$

$$= T_A + P_D\theta_{JA} \text{ (Without a heat sink)}$$

Where:

$T_J$  = Junction Temperature

$T_A$  = Ambient Temperature

$P_D$  = Power Dissipation

$\theta_{JA}$  = Junction to ambient thermal resistance

$\theta_{JC}$  = Junction to case thermal resistance

$\theta_{CA}$  = Case to ambient thermal resistance

$\theta_{CS}$  = Case to heat sink thermal resistance

$\theta_{SA}$  = Heat sink to ambient thermal resistance

### Mounting Hints

#### Metal Can Package ( $\mu A759HC/\mu A759HM$ )

The  $\mu A759$  in the 8-Lead TO-99 metal can package must be used with a heat sink. With  $\pm 15$  V power supplies, the  $\mu A759$  can dissipate up to 540 mW in its quiescent (no load) state. This would result in a  $100^\circ C$  rise in chip temperature to  $125^\circ C$  (assuming a  $25^\circ C$  ambient temperature). In order to avoid this problem, it is advisable to use either a slip on or stud mount heat sink with this package. If a stud mount heat sink is used, it may be necessary to use insulating washers between the stud and the chassis because the case of the  $\mu A759$  is internally connected to the negative power supply terminal.


7

#### Power Watt Package ( $\mu A759U1C/\mu A77000U1C$ )

The  $\mu A759U1C$  and  $\mu A77000U1C$  are designed to be attached by the tab to a heat sink. This heat sink can be either one of the many heat sinks which are commercially available, a piece of metal such as the equipment chassis, or a suitable amount of copper foil as on a double sided PC board. The important thing to remember is that the negative power supply connection to the op amp must be made through the tab. Furthermore, adequate heat sinking must be provided to keep the chip temperature below  $125^\circ C$  under worst case load and ambient temperature conditions.


### Typical Performance Curves

Frequency Response For Various Closed Loop Gains




PC02471F

Open Loop vs Frequency Response




Output Voltage vs Frequency




PC02491F

**Typical Performance Curves (Cont.)**


**Output Voltage vs Load Resistance**




**Total Harmonic Distortion vs Frequency**




**Noise Current vs Frequency**




**Voltage Follower Large Signal Pulse Response**




**Voltage Follower Transient Response**




**Total Harmonic Distortion vs Power Output**




**Input Noise Voltage vs Frequency**




**Short Circuit Current vs Junction Temperature**



**Peak Output Current vs Output Voltage**




**Offset Null Circuit**



CR01091F

**Paralleling  $\mu$ A759 Power Op Amps**




CR01101F

7

**Audio Applications**


**Low Cost Phono Amplifier**



AF00231F

Speaker Impedance (ohms)	Output Power (watts)	Min Supply (volts)	$V_{Op-p}$ (volts)
4	.18	9	2.4
8	.36	12	4.8
16	.72	15	9.6
32	1.44	25	19.2

**Headphone Amplifier**




AF00241F

**Note**

1. All resistor values in ohms.

Bi-Directional Intercom System Using  
the  $\mu$ A759 Power Op Amp



AF00250F

**Features**

Circuit Simplicity


1 Watt of Audio Output

Duplex operation with only one two-wire cable as  
interconnect.

**Note**

1. All resistor values in ohms.

### High Slew Rate Power OP Amp/Audio Amp



#### Features


High Slew Rate  $9\ V/\mu s$   
High 3 dB Power Bandwidth 85 kHz  
18 Watts Output Power Into an  $8\ \Omega$  Load.  
Low Distortion — .2%, 10 VRMS, 1 kHz Into  $8\ \Omega$

#### Design Consideration

$$A_V \geq 10$$

### Servo Applications

#### DC Servo Amplifiers



#### Features

Circuit Simplicity  
One Chip Means Excellent Reliability


#### Design Considerations

$$I_O \leq 325\ mA$$

Note

1. All resistor values in ohms.

### AG Servo Amplifier - Bridge Type



#### Features


Gain of 10  
Use of  $\mu$ A759 Means Simple Inexpensive Circuit

#### Design Considerations

$$325\ mA\ Max\ Output\ Current$$

## Regulator Applications

### Adjustable Dual Tracking Regulator



AF00291F

#### Features

Wide Output Voltage Range ( $\pm 2.2$  to  $\pm 30$  V)

Excellent Load Regulation  $\Delta V_O < \pm 5$  mV for

$\Delta I_O = \pm 0.2$  A


Excellent Line Regulation  $\Delta V_O < \pm 2$  mV for  $\Delta V_I = 10$  V

#### Note

1. All resistor values in ohms.

**Regulator Applications (Cont.)**

**10 Amp - 12 Volt Regulator**



7

**Features**

- Excellent Load and Line Regulation
- Excellent Temperature Coefficient-Depends Largely on Tempco of the Reference Zener

**Note**

- 1. All resistor values in ohms.

# $\mu$ A771

## Operational Amplifier

### Linear Division Operational Amplifiers

#### Description

This monolithic JFET Input Operational Amplifier incorporates well matched ion implanted JFETs on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/ $\mu$ s typically) and wide bandwidth (3.0 MHz typically).

- Low Input Bias Current — 200 pA
- Low Input Offset Current — 100 pA
- High Slew Rate — 13 V/ $\mu$ s Typically
- Wide Bandwidth — 3.0 MHz Typically

#### Absolute Maximum Ratings

##### Storage Temperature Range

Ceramic DIP                    -65°C to +175°C

Molded DIP and SO-8        -65°C to +150°C

##### Operating Temperature Range

Extended ( $\mu$ A771AM,  $\mu$ A771BM)    -55°C to +125°C

Commercial ( $\mu$ A771C,  $\mu$ A771AC,

$\mu$ A771BC,  $\mu$ A771LC)            0°C to +70°C

##### Lead Temperature

Ceramic DIP (soldering, 60 s)    300°C

Molded DIP and SO-8 (soldering, 10 s)    265°C

##### Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP                    1.30 W

8L-Molded DIP                    0.93 W

SO-8                              0.81 W

##### Supply Voltage

Differential Input Voltage    30 V

##### Input Voltage<sup>3</sup>

±18 V                            ±16 V

##### Output Short Circuit Duration


Indefinite                        Indefinite

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
3. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

#### Connection Diagram

##### 8-Lead DIP and SO-8 Package (Top View)




CD00761F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A771RC	6T	Ceramic DIP
$\mu$ A771SC	KC	Molded Surface Mount
$\mu$ A771TC	9T	Molded DIP
$\mu$ A771ARM	6T	Ceramic DIP
$\mu$ A771ARC	6T	Ceramic DIP
$\mu$ A771ASC	KC	Molded Surface Mount
$\mu$ A771ATC	9T	Molded DIP
$\mu$ A771BRC	6T	Ceramic DIP
$\mu$ A771BSC	KC	Molded Surface Mount
$\mu$ A771BTC	9T	Molded DIP
$\mu$ A771LRC	6T	Ceramic DIP
$\mu$ A771LSC	KC	Molded Surface Mount
$\mu$ A771LTC	9T	Molded DIP

Equivalent Circuit



EC00051F

# **$\mu$ A771**

## **$\mu$ A771 and $\mu$ A771L**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

### **DC Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>\mu</math>A771</b>			<b><math>\mu</math>A771L</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			10.0			15.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			100			100	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	200		50	200	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			4.0			4.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			8.0			8.0	nA
$I_{CC}$	Supply Current				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$ $-12$		$\pm 11$	$+15$ $-12$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

# **$\mu$ A771**

## **$\mu$ A771A and $\mu$ A771B**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

### **DC Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>\mu</math>A771A</b>			<b><math>\mu</math>A771B</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			2.0			5.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			50			50	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	100		50	100	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$AV_s$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			4.0			7.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			2.0			2.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			4.0			4.0	nA
$I_{CC}$	Supply Current				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$ $-12$		$\pm 11$	$+15$ $-12$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
$AV_s$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

# $\mu$ A771

## $\mu$ A771AM and $\mu$ A771BM

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition	$\mu$ A771AM			$\mu$ A771BM			Unit	
			Min	Typ	Max	Min	Typ	Max		
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			2.0			5.0	mV	
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			50			50	pA	
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	100		50	100	pA	
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$	
$I_{CC}$	Supply Current				2.8			2.8	mA	
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$	$-12$		$\pm 11$	$+15$	$-12$	V
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB	
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB	
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50			50			V/mV	
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V	
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$				

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			5.0			8.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}^\circ/\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			20			20	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			50			50	nA
$I_{CC}$	Supply Current				3.4			3.4	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

**μA771 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ , unless otherwise specified.

**AC Characteristics**

Symbol	Characteristic	Condition	All Grades			Unit
			Min	Typ	Max	
BW	Bandwidth	(Figure 2) $A_v = -10$		3.0		MHz
SR	Slew Rate	(Figure 1)		13		V/ $\mu\text{s}$
$e_n$	Input Noise Voltage	$R_S = 100\ \Omega$ , $f = 1000\ \text{Hz}$		16		nV/ $\sqrt{\text{Hz}}$
$i_n$	Input Noise Current	$f = 1000\ \text{Hz}$		0.01		pA/ $\sqrt{\text{Hz}}$


**Note**

1. The input bias currents are junction leakage currents which approximately double for every  $10^\circ\text{C}$  increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal


operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA}P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

**Typical Performance Curves**


**Output Voltage Swing vs Load Resistance**




**Open Loop Frequency Response**




**Output Voltage Swing vs Supply Voltage**




**Maximum Undistorted Output vs Frequency**



**Gain Bandwidth Product vs Temperature**




**Slew Rate vs Temperature**




**Typical Performance Curves (Cont.)**

**Small Signal Pulse Response**




PC02891F

**Input Bias Current vs Case Temperature**




PC02901F

**Bias Current Warm up Change**




PC02911F

**Maximum Common Mode Input Voltage vs Supply Voltage**



PC02921F


**Supply Current vs Temperature**



PC02931F

## Test Circuit


### Input Offset Voltage Null Circuit




7

## Typical Applications

**Figure 1** Unity Gain Amplifier



**Figure 2** Gain-of-10 Inverting Amplifier



# $\mu$ A772

## Dual Operational Amplifier

Linear Division Operational Amplifiers

**Description**

This monolithic JFET Input operational amplifier incorporates well matched ion implanted JFETs on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/ $\mu$ s typically) and wide bandwidth (3.0 MHz typically).

- Low Input Bias Current — 200 pA
- Low Input Offset Current — 100 pA
- High Slew Rate — 13 V/ $\mu$ s Typically
- Wide Bandwidth — 3.0 MHz Typically

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A772AM, $\mu$ A772BM)	-55°C to +125°C
Commercial ( $\mu$ A772C, $\mu$ A772AC, $\mu$ A772BC, $\mu$ A772LC)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

## Supply Voltage


$\pm$ 18 V
30 V
$\pm$ 16 V

## Differential Input Voltage

Input Voltage<sup>3</sup>

## Output Short Circuit Duration

Indefinite

**Connection Diagram**8-Lead DIP and SO-8 Package  
(Top View)

CD00650F


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A772RC	6T	Ceramic DIP
$\mu$ A772SC	KC	Molded Surface Mount
$\mu$ A772TC	9T	Molded DIP
$\mu$ A772ARM	6T	Ceramic DIP
$\mu$ A772ARC	6T	Ceramic DIP
$\mu$ A772ASC	KC	Molded Surface Mount
$\mu$ A772ATC	9T	Molded DIP
$\mu$ A772BRM	6T	Ceramic DIP
$\mu$ A772BRC	6T	Ceramic DIP
$\mu$ A772BSC	KC	Molded Surface Mount
$\mu$ A772BTC	9T	Molded DIP
$\mu$ A772LRC	6T	Ceramic DIP
$\mu$ A772LSC	KC	Molded Surface Mount
$\mu$ A772LTC	9T	Molded DIP

**Notes**

1.  $T_{J\ Max}$  = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
3. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Equivalent Circuit (1/2 of Circuit)



EQ00111F

# μA772

## μA772 and μA772L

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition	μA772			μA772L			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			10.0			15.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			100			100	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	200		50	200	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for  $V_{CC} = \pm 15 \text{ V}$ ,  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			4.0			4.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			8.0			8.0	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15 -12$		$\pm 11$	$+15 -12$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

**$\mu$ A772A and  $\mu$ A772B****Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.**DC Characteristics**

Symbol	Characteristic	Condition	$\mu$ A772A			$\mu$ A772B			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ k $\Omega$			2.0			5.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$			50			50	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$		50	100		50	100	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	50	100		50	100		V/mV

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ $\Omega$			4.0			7.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50$ $\Omega$		10			10		$\mu$ V/ $^\circ$ C
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V			2.0			2.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V			4.0			4.0	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$R_S = 50$ $\Omega$ , $V_{CM} = \pm 11$ V	80			80			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$ $-12$		$\pm 11$	$+15$ $-12$		V
PSRR	Power Supply Rejection Ratio	$R_S = 50$ $\Omega$ , $V_{CC} = \pm 10$ V to $\pm 18$ V	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			

# $\mu$ A772

## $\mu$ A772AM and $\mu$ A772BM

Electrical Characteristics  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition	$\mu$ A772AM			$\mu$ A772BM			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ $\Omega$			2.0			5.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$		50			50	pA	
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$		50	100		50	100	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$V_{IR}$	Input Voltage Range		+11	+15		+11	+15		V
			-11	-12		-11	-12		
CMR	Common Mode Rejection	$V_{CM} = \pm 11$ V, $R_S = 50$ $\Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10$ V to $\pm 18$ V, $R_S = 50$ $\Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	50			50			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			

The following specifications apply for  $V_{CC} = \pm 15$  V,  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S \leq 50$ $\Omega$			5.0			8.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50$ $\Omega$		10			10		$\mu\text{V}^\circ/\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V			20			20	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V			50			50	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.4			3.4	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11$ V, $R_S = 50$ $\Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10$ V to $\pm 18$ V, $R_S = 50$ $\Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			

**Electrical Characteristics (Cont.)**  $V_{CC} = \pm 15$  V,  $T_A = 25^\circ\text{C}$

**AC Characteristics**

Symbol	Characteristic	Condition	All Grades			Unit
			Min	Typ	Max	
BW	Bandwidth	(Figure 2) $A_v = -10$		3.0		MHz
SR	Slew Rate	(Figure 1)		13		V/ $\mu$ s
$e_n$	Input Noise Voltage	$R_S = 100 \Omega$ , $f = 1000$ Hz		16		nV/ $\sqrt{\text{Hz}}$
$i_n$	Input Noise Current	$f = 1000$ Hz		0.01		pA/ $\sqrt{\text{Hz}}$


**Note**

1. The input bias currents are junction leakage currents which approximately double for every  $10^\circ\text{C}$  increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal


operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA}P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

**Typical Performance Curves**


**Output Voltage Swing vs Load Resistance**




**Output Voltage Swing vs Supply Voltage**




**Open Loop Frequency Response**




**Maximum Undistorted Output vs Frequency**



**Gain Bandwidth Product vs Temperature**




**Slew Rate vs Temperature**




**Typical Performance Curves (Cont.)**

**Small Signal Pulse Response**




PC02891F

**Input Bias Current vs Case Temperature**




PC02901F

**Bias Current Warm up Change**




PC02911F

**Maximum Common Mode Input Voltage vs Supply Voltage**



PC02921F


**Supply Current vs Temperature**



PC02931F


**Typical Applications**

**Figure 1** Unity Gain Amplifier



CR01260F

**Figure 2** Gain-of-10 Inverting Amplifier



CR01271F

# **$\mu$ A774**

## **Quad**

## **Operational Amplifier**

Linear Division Operational Amplifiers

**Description**

This monolithic JFET Input Operational Amplifier incorporates well matched ion implanted JFET on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/ $\mu$ s typically) and wide bandwidth (3.0 MHz typically).

- **Low Input Bias Current** — 200 pA
- **Low Input Offset Current** — 100 pA
- **High Slew Rate** — 13 V/ $\mu$ s Typically
- **Wide Bandwidth** — 3.0 MHz Typically

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A774M, $\mu$ A774BM)	-55°C to +125°C
Commercial ( $\mu$ A774C, $\mu$ A774BC, $\mu$ A774LC)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

## Supply Voltage


Differential Input Voltage	$\pm 18$ V
Input Voltage <sup>3</sup>	$\pm 16$ V

## Output Short Circuit Duration

Indefinite

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

**Connection Diagram****4-Lead DIP and SO-14 Package  
(Top View)**


CD00561F

7

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A774DM	7A	Ceramic DIP
$\mu$ A774DC	7A	Ceramic DIP
$\mu$ A774PC	9A	Molded DIP
$\mu$ A774SC	KD	Molded Surface Mount
$\mu$ A774BDM	7A	Ceramic DIP
$\mu$ A774BDC	7A	Ceramic DIP
$\mu$ A774BPC	9A	Molded DIP
$\mu$ A774LDC	7A	Ceramic DIP
$\mu$ A774LPC	9A	Molded DIP

### **Equivalent Circuit (1/4 of Circuit)**



EQ00111F

# **$\mu$ A774**

**$\mu$ A774,  $\mu$ A774L**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

## DC Characteristics

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>\mu</math>A774</b>			<b><math>\mu</math>A774L</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			10.0			15.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			100			100	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	200		50	200	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			4.0			4.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			8.0			8.0	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$ $-12$		$\pm 11$	$+15$ $-12$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	70			70			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

# **$\mu$ A774**

## **$\mu$ A774A, $\mu$ A774B**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

### **DC Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>\mu</math>A774A</b>			<b><math>\mu</math>A774B</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \text{ k}\Omega$			2.0			5.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$			50			50	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$ , $T_J = 25^\circ\text{C}$		50	100		50	100	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$I_{OS}$	Output Short Circuit Current			25			25		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for  $V_{CC} = \pm 15 \text{ V}$ ,  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , $R_S = 50 \Omega$			4.0			7.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			2.0			2.0	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0 \text{ V}$			4.0			4.0	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$ $-12$		$\pm 11$	$+15$ $-12$		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V}$ to $\pm 18 \text{ V}$ , $R_S = 50 \Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 2.0 \text{ k}\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\pm 10$			

# $\mu$ A774

$\mu$ A774AM,  $\mu$ A774BM

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

## DC Characteristics

Symbol	Characteristic	Condition	$\mu$ A774AM			$\mu$ A774BM			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ $\Omega$			2.0			5.0	mV
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$			50			50	pA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V, $T_J = 25^\circ\text{C}$		50	100		50	100	pA
$Z_I$	Input Impedance			$10^{12}$			$10^{12}$		$\Omega$
$I_{CC}$	Supply Current (Per Amplifier)				2.8			2.8	mA
$V_{IR}$	Input Voltage Range		$\pm 11$	$+15$	$-12$	$\pm 11$	$+15$	$-12$	V
CMR	Common Mode Rejection	$V_{CM} = \pm 11$ V, $R_S = 50$ $\Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10$ V to $\pm 18$ V, $R_S = 50$ $\Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	50			50			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			

7

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V

$V_{IO}$	Input Offset Voltage	$V_{CM} = 0$ V, $R_S \leq 50$ $\Omega$			5.0			8.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50$ $\Omega$		10			10		$\mu\text{V}^\circ/\text{C}$
$I_{IO}$	Input Offset Current <sup>1</sup>	$V_{CM} = 0$ V			20			20	nA
$I_{IB}$	Input Bias Current <sup>1</sup>	$V_{CM} = 0$ V			50			50	nA
$I_{CC}$	Supply Current (Per Amplifier)				3.4			3.4	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11$ V, $R_S = 50$ $\Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10$ V to $\pm 18$ V, $R_S = 50$ $\Omega$	80			80			dB
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 2.0$ k $\Omega$	25			25			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$			$\pm 12$			V
		$R_L = 2.0$ k $\Omega$	$\pm 10$			$\pm 10$			

**Electrical Characteristics (Cont.)**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$

**AC Characteristics**

Symbol	Characteristic	Condition	All Grades			Unit
			Min	Typ	Max	
BW	Bandwidth	(Figure 2) $A_V = -10$		3.0		MHz
SR	Slew Rate	(Figure 1)		13		V/ $\mu$ s
$e_n$	Input Noise Voltage	$R_S = 100 \Omega$ , $f = 1000 \text{ Hz}$		16		nV/ $\sqrt{\text{Hz}}$
$i_n$	Input Noise Current	$f = 1000 \text{ Hz}$		0.01		pA/ $\sqrt{\text{Hz}}$


**Note**

1. The input bias currents are junction leakage currents which approximately double for every  $10^\circ\text{C}$  increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal


operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA}P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

**Typical Performance Curves**


**Output Voltage Swing vs Load Resistance**




**Open Loop Frequency Response**




**Output Voltage Swing vs Supply Voltage**




**Maximum Undistorted Output vs Frequency**



**Gain Bandwidth Product vs Temperature**




**Slew Rate vs Temperature**




**Typical Performance Curves (Cont.)**

**Small Signal Pulse Response**




PC02891F

**Input Bias Current vs Case Temperature**



PC02901F


**Bias Current Warm Up Change**



PC02911F


7

**Maximum Common Mode Input Voltage vs Supply Voltage**



PC02921F


**Supply Current vs Temperature**



PC02931F


**Typical Applications**

**Figure 1 Unity Gain Amplifier**



CR01260F

**Figure 2 Gain-of-10 Inverting Amplifier**



CR01271F

# $\mu$ A776

## Multi-Purpose Programmable Operational Amplifier

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A776 Programmable Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low supply currents, and low input noise over a wide range of operating supply voltages coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption analog applications. Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nano watt power consumption or for characteristics similar to the  $\mu$ A741. Internal frequency compensation, absence of latch up, high slew rate and short circuit current protection assure ease of use in long time integrators, active filters, and sample and hold circuits.

- **Micropower Consumption**
- $\pm 1.2$  V To  $\pm 18$  V Operation
- No Frequency Compensation Required
- Low Input Bias Currents
- Wide Programming Range
- High Slew Rate
- Low Noise
- Short Circuit Protection
- Offset Null Capability
- No Latch Up

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A776M)	-55°C to +125°C
Commercial ( $\mu$ A776C)	0°C to +70°C

## Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W

## Supply Voltage

Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>3</sup>	$\pm 15$ V

## Voltage Between Offset Null and V-

Output Short Circuit Duration <sup>4</sup>	$\pm 0.5$ V
$I_{SET}$ (Maximum Current at $I_{SET}$ )	Indefinite


 $V_{SET}$  (Maximum Voltage to Ground at  $I_{SET}$ )

(V+ - 2.0 V)	$500 \mu A$
$\leq V_{SET} \leq V+$	$\leq V_{SET} \leq V+$

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.


**Connection Diagram**8-Lead Metal Package  
(Top View)

CD00631F

Lead 4 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A776HM	5W	Metal
$\mu$ A776HC	5W	Metal

**Connection Diagram**8-Lead DIP  
(Top View)

CD00641F


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A776TC	9T	Molded DIP

3. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.

4. Short Circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature for  $I_{SET} \leq 30 \mu A$ .

**Equivalent Circuit**



# **$\mu$ A776**

## **$\mu$ A776**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b><math>I_{SET} = 1.5\mu\text{A}</math></b>			<b><math>I_{SET} = 15\mu\text{A}</math></b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$		2.0	5.0		2.0	5.0	mV
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range			9.0			18		mV
$I_{IO}$	Input Offset Current			0.7	3.0		2.0	15	nA
$I_{IB}$	Input Bias Current			2.0	7.5		15	50	nA
$Z_I$	Input Impedance			50			5.0		M $\Omega$
$I_{CC}$	Supply Current			20	25		160	180	$\mu\text{A}$
$P_c$	Power Consumption				0.75			5.4	mW
$I_{OS}$	Output Short Circuit Current			3.0			12		mA
Avs	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 75$ k $\Omega$	200	400					V/mV
		$V_O = \pm 10$ V, $R_L \geq 5.0$ k $\Omega$				100	400		
$V_{OP}$	Output Voltage Swing	$R_L = 75$ k $\Omega$	$\pm 12$	$\pm 14$					V
		$R_L = 5.0$ k $\Omega$				$\pm 10$	$\pm 13$		
TR	Transient Response	Rise time	$V_f = 20$ mV, $R_L = 5.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$	1.6			0.35		$\mu\text{s}$
		Overshoot		0			10		%
SR	Slew Rate	$R_L = 5.0$ k $\Omega$ , $A_V = 1.0$		0.1			0.8		V/ $\mu\text{s}$

The following specifications apply  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10$ k $\Omega$			6.0			6.0	mV
$I_{IO}$	Input Offset Current	$T_A = +125^\circ\text{C}$			5.0			15	nA
		$T_A = -55^\circ\text{C}$			10			40	
$I_{IB}$	Input Bias Current	$T_A = +125^\circ\text{C}$			7.5			50	nA
		$T_A = -55^\circ\text{C}$			20			120	
$I_{CC}$	Supply Current				30			200	$\mu\text{A}$
$P_c$	Power Consumption				0.9			6.0	mW
CMR	Common Mode Rejection	$R_S \leq 10$ k $\Omega$	70	90		70	90		dB
$V_{IR}$	Input Voltage Range			$\pm 10$			$\pm 10$		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10$ k $\Omega$		25	150		25	150	$\mu\text{V/V}$
Avs	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L \geq 75$ k $\Omega$	100			75			V/mV
$V_{OP}$	Output Voltage Swing	$R_L = 75$ k $\Omega$	$\pm 10$			$\pm 10$			V

**μA776**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 3.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$I_{SET} = 1.5\mu\text{A}$			$I_{SET} = 15\mu\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	5.0	mV
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range			9.0			18		mV
$I_{IO}$	Input Offset Current			0.7	3.0		2.0	15	nA
$I_{IB}$	Input Bias Current			2.0	7.5		15	50	nA
$Z_I$	Input Impedance			50			5.0		MΩ
$I_{CC}$	Supply Current			13	20		130	160	μA
$P_c$	Power Consumption			78	120		780	960	μW
$I_{OS}$	Output Short Circuit Current			3.0			5.0		mA
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 1.0 \text{ V}, R_L \geq 75 \text{ k}\Omega$	50	200					V/mV
		$V_O = \pm 1.0 \text{ V}, R_L \geq 5.0 \text{ k}\Omega$				50	200		
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}, R_L = 5.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$	3.0			0.6		μs
		Overshoot		0			5		%
SR	Slew Rate	$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.03			0.35		V/μs

The following specifications apply  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			6.0			6.0	mV
$I_{IO}$	Input Offset Current	$T_A = +125^\circ\text{C}$			5.0			15	nA
		$T_A = -55^\circ\text{C}$			10			40	nA
$I_{IB}$	Input Bias Current	$T_A = +125^\circ\text{C}$			7.5			50	nA
		$T_A = -55^\circ\text{C}$			20			120	
$I_{CC}$	Supply Current				25			180	μA
$P_c$	Power Consumption				150			1080	μW
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	86		70	86		dB
$V_{IR}$	Input Voltage Range			± 1.0			± 1.0		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		25	150		25	150	μV/V
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 1.0 \text{ V}, R_L \geq 75 \text{ k}\Omega$	25						V/mV
		$V_O = \pm 1.0 \text{ V}, R_L \geq 5.0 \text{ k}\Omega$				25			
$V_{OP}$	Output Voltage Swing	$R_L = 75 \text{ k}\Omega$		± 2.0	± 2.4				V
		$R_L = 5.0 \text{ k}\Omega$				± 1.9	± 2.1		

# **$\mu$ A776**

**$\mu$ A776C**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$I_{SET} = 1.5 \mu\text{A}$			$I_{SET} = 15 \mu\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	mV
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range			9.0			18		mV
$I_{IO}$	Input Offset Current			0.7	6.0		2.0	25	nA
$I_{IB}$	Input Bias Current			2.0	10		15	50	nA
$Z_I$	Input Impedance			50			5.0		M $\Omega$
$I_{CC}$	Supply Current			20	30		160	190	$\mu\text{A}$
$P_c$	Power Consumption				0.9			5.7	mW
$I_{OS}$	Output Short Circuit Current			3.0			12		mA
Avs	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 75 \text{ k}\Omega$	50	400					V/mV
		$V_O = \pm 10 \text{ V}$ , $R_L \geq 5.0 \text{ k}\Omega$				50	400		
V <sub>OP</sub>	Output Voltage Swing	$R_L = 75 \text{ k}\Omega$	$\pm 12$	$\pm 14$					V
		$R_L = 5.0 \text{ k}\Omega$				$\pm 10$	$\pm 13$		
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}$ , $R_L \geq 5.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$	1.6			0.35		$\mu\text{s}$
		Overshoot		0			10		%
SR	Slew Rate	$R_L = 5.0 \text{ k}\Omega$ , $A_V = 1.0$		0.1			0.8		V/ $\mu\text{s}$

The following specifications apply  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5			7.5	mV
$I_{IO}$	Input Offset Current	$T_A = 70^\circ\text{C}$			6.0			25	nA
		$T_A = 0^\circ\text{C}$			10			40	
$I_{IB}$	Input Bias Current	$T_A = 70^\circ\text{C}$			10			50	nA
		$T_A = 0^\circ\text{C}$			20			100	
$I_{CC}$	Supply Current				35			200	$\mu\text{A}$
$P_c$	Power Consumption				1.05			6.0	mW
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
$V_{IR}$	Input Voltage Range		$\pm 10$			$\pm 10$			V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		25	200		25	200	$\mu\text{V/V}$
Avs	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ , $R_L \geq 75 \text{ k}\Omega$	50			50			V/mV
V <sub>OP</sub>	Output Voltage Swing	$R_L = 75 \text{ k}\Omega$	$\pm 10$			$\pm 10$			V

**μA776C**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 3.0 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	$I_{SET} = 1.5\mu\text{A}$			$I_{SET} = 15\mu\text{A}$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	mV
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range			9.0			18		mV
$I_{IO}$	Input Offset Current			0.7	6.0		2.0	25	nA
$I_{IB}$	Input Bias Current			2.0	10		15	50	nA
$Z_I$	Input Impedance			50			5.0		MΩ
$I_{CC}$	Supply Current			13	20		130	170	μA
$P_c$	Power Consumption			78	120		780	1020	μW
$I_{OS}$	Output Short Circuit Current			3.0			5.0		mA
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 1.0 \text{ V}, R_L \geq 75 \text{ k}\Omega$	25	200				V/mV
			$V_O = \pm 1.0 \text{ V}, R_L \geq 5.0 \text{ k}\Omega$			25	200		
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}, R_L \geq 5.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		3.0		0.6		μs
		Overshoot			0		5		%
SR	Slew Rate	$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.03			0.35		V/μs

The following specifications apply  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$


$V_{IO}$	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5			7.5	mV
$I_{IO}$	Input Offset Current	$T_A = 70^\circ\text{C}$			6.0			25	nA
		$T_A = 0^\circ\text{C}$			10			40	
$I_{IB}$	Input Bias Current	$T_A = 70^\circ\text{C}$			10			50	nA
		$T_A = 0^\circ\text{C}$			20			100	
$I_{CC}$	Supply Current				25			180	μA
$P_c$	Power Consumption				150			1080	μW
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	86		70	86		dB
$V_{IR}$	Input Voltage Range			±1.0			±1.0		V
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$			25	200		25	200
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 1.0 \text{ V}, R_L \geq 75 \text{ k}\Omega$	25					V/mV
			$V_O = \pm 1.0 \text{ V}, R_L \geq 5.0 \text{ k}\Omega$			25			
$V_{OP}$	Output Voltage Swing		$R_L = 75 \text{ k}\Omega$	±2.0	±2.4				V
			$R_L = 5.0 \text{ k}\Omega$				±2.0	±2.1	

### Typical Performance Curves for $\mu$ A776 and $\mu$ A776C


**Input Bias Current vs Set Current**




**Change in Input Offset Voltage vs Set Current**




**Input Noise Voltage and Current vs Frequency**




**Input Bias Current vs Temperature**




**Change in Input Offset Voltage vs Temperature (Unnullled)**




**Input Offset Current vs Temperature**



**Input Noise Voltage vs Set Current**




**Optimum Source Resistor for Minimum Noise vs Set Current**




### Typical Performance Curves for $\mu$ A776 and $\mu$ A776C (Cont.)

#### Output Voltage Swing vs Load Resistance




PC04071F

#### Output Voltage Swing vs Supply Voltage




PC04080F

#### Voltage Gain vs Temperature




PC04101E

#### Voltage Gain vs Temperature




PC04111F

#### Supply Current vs Temperature




PC04130F

#### Gain Bandwidth Product vs Set Current




PC04091F

#### Power Supply Rejection Ratio vs Set Current



PC04121F


#### Thermal Response Of Input Offset Voltage To Step Change Of Case Temperature




PC04151F

**Typical Performance Curves for μA776 and μA776C (Cont.)**


**Stabilization Time Of Input Offset Voltage From Power On**




**Input Offset Voltage Drift vs Time**




**Slew Rate vs Set Current**



**Voltage Follower Transient Response (Unity Gain)**



**Set Current vs Set Resistor**



**Quiescent Current Setting Resistor (I<sub>SET</sub> to  $V_-$ )**

$V_S$	I <sub>SET</sub>	
	1.5 $\mu\text{A}$	15 $\mu\text{A}$
± 1.5 V	1.7 MΩ	170 kΩ
± 3.0 V	3.6 MΩ	360 kΩ
± 6.0 V	7.5 MΩ	750 kΩ
± 15 V	20 MΩ	2.0 MΩ

**I<sub>SET</sub> Equations**

$$I_{SET} = \frac{(V_+) - 0.7 - (V_-)}{R_{SET}}$$

where:

$R_{SET}$  is connected to  $V_-$

$$I_{SET} = \frac{(V_+) - 0.7}{R_{SET}}$$

where:


$R_{SET}$  is connected to ground.

**Note**


The μA776 may be operated with  $R_{SET}$  connected to ground or  $V_-$ .

## Biassing Circuits

### Resistor Biassing




R<sub>SET</sub> Connected to Ground




R<sub>SET</sub> Connected to V<sub>-</sub>

\*Recommended for supply voltages less than  $\pm 6$  V.

### Transistor Current Source Biassing




### Voltage Offset Null Circuit




AF00591F

### FET Current Source Biassing



AF00610F

### Transient Response Test Circuit



AF00631F

# $\mu$ A798

## Dual Operational Amplifier

Linear Division Operational Amplifiers

**Description**

The  $\mu$ A798 consists of a monolithic pair of independent, high gain, internally frequency compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. The  $\mu$ A798 is constructed using the Fairchild Planar Epitaxial process.


- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing Near Ground Or Negative Supply
- Internally Compensated
- Wide Power Supply Range Single Supply Of 3.0 V To 36 V Dual Supply of  $\pm$  1.5 V To  $\pm$  18 V
- Class AB Output Stage For Minimal Crossover Distortion
- Short Circuit Protected Output
- High Open Loop Gain—200 k Typ
- Exceeds  $\mu$ A1458 Type Performance
- Operation Specified At  $\pm$  15 V And +5.0 V Power Supplies
- High Output Current Sink Capability  
0.8 mA At  $V_O = 400$  mV Typ

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage Between V+ and V-	36 V
Differential Input Voltage	$\pm$ 30 V
Input Voltage <sup>3</sup>	-0.3 V (V-) to V+
Output Short Circuit Duration <sup>4</sup>	Indefinite

**Notes**

1.  $T_J$  Max = 150°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
3. For supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.
4. Indefinite on shorts to ground or V- supply. Shorts to V+ supply may result in power dissipation exceeding the absolute maximum rating.


**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

CD00690F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A798SC	KC	Molded Surface Mount
$\mu$ A798TC	9T	Molded DIP

**Equivalent Circuit (1/2 of circuit shown)**



BD00341F

**Note**

1. All resistor values in ohm.

# **$\mu$ A798**

**$\mu$ A798**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage				2.0	6.0	mV
$I_{IO}$	Input Offset Current				10	50	nA
$I_{IB}$	Input Bias Current				50	250	nA
$Z_I$	Input Impedance			0.3	1.0		M $\Omega$
$R_O$	Output Resistance				800		$\Omega$
$I_{CC}$	Supply Current		$V_O = 0$ , $R_L = \infty$		2.0	4.0	mA
CMR	Common Mode Rejection		$R_S \leq 10$ k $\Omega$	70	90		dB
$V_{IR}$	Input Voltage Range			+13 to $V_-$	+13.5 to $V_-$		V
PSRR	Power Supply Rejection Ratio		Positive		30	150	$\mu$ V/V
			Negative		30	150	
I <sub>OS</sub>	Output Short Circuit Current <sup>1,2</sup> (Per Amplifier)		$V_O = -15$ V, $V_{ID} = 1.0$ V	10	30	45	mA
			$V_O = \text{Gnd}$ , $V_{ID} = -1.0$ V	10	70	85	
Avs	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	20	200		V/mV
V <sub>OP</sub>	Output Voltage Swing		$R_L = 10$ k $\Omega$	$\pm 13$	$\pm 14$		V
			$R_L = 2.0$ k $\Omega$	$\pm 12$	$\pm 13.5$		
TR	Transient Response	Rise Time	$V_O = 50$ mV, $A_V = 1.0$ , $R_L = 10$ k $\Omega$		0.3		$\mu$ s
		Fall Time	$V_O = 50$ mV, $A_V = 1.0$ , $R_L = 10$ k $\Omega$		0.3		
		Overshoot	$V_O = 50$ mV $A_V = 1.0$ , $R_L = 10$ k $\Omega$		20		
BW	Bandwidth		$V_O = 50$ mV, $A_V = 1.0$ , $R_L = 10$ k $\Omega$		1.0		MHz
SR	Slew Rate		$V_I = -10$ V to +10 V, $A_V = 1.0$		0.6		V/ $\mu$ s
CS	Channel Separation		$f = 1.0$ kHz to 20 kHz (Input Referenced)		-120		dB

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

$V_{IO}$	Input Offset Voltage				7.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			10		$\mu$ V/ $^\circ$ C
$I_{IO}$	Input Offset Current				200	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			50		pA/ $^\circ$ C
$I_{IB}$	Input Bias Current				400	nA

**$\mu$ A798 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$A_{VS}$	Large Signal Voltage Gain	$R_L = 2.0 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$	15			$\text{V}/\text{mV}$
$V_{OP}$	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	$\pm 10$			$\text{V}$


The following specifications apply for  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5.0 \text{ V}$ ,  $V_- = \text{GND}$

$V_{IO}$	Input Offset Voltage			2.0	7.5	$\text{mV}$
$I_{IO}$	Input Offset Current			10	50	$\text{nA}$
$I_{IB}$	Input Bias Current			80	250	$\text{nA}$
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 2.0 \text{ k}\Omega$	20	200		$\text{V}/\text{mV}$
PSRR	Power Supply Rejection Ratio				150	$\mu\text{V}/\text{V}$
$V_{OP}$	Output Voltage Swing <sup>3</sup>	$R_L = 10 \text{ k}\Omega$	4.0			$\text{V}_{\text{p-p}}$
		$5.0 \text{ V} \leq V_+ \leq 30 \text{ V}$ $R_L = 10 \text{ k}\Omega$	( $V_+$ ) -1.5			
$I_{O-}$	Output Sink Current	$V_O = 200 \text{ mV}$ , $V_{ID} = 1.0 \text{ V}$	0.35			$\text{mA}$
$I_{CC}$	Supply Current			2.0	4.0	$\text{mA}$


**Notes**

1. Not to exceed maximum package power dissipation.
2. Indefinite shorts to ground or  $V_-$  supply. Shorts to  $V_+$  supply may result in power dissipation exceeding the absolute maximum rating.
3. Output will swing to ground.


## Typical Performance Curves

**Sinewave Response**


PC04541F

**Output Voltage vs Frequency**


PC04551F

**Open Loop Frequency Response**


PC04561F

**Output Swing vs Supply Voltage**

PC04571F

**Input Bias Current vs Temperature**


PC04580F

**Input Bias Current vs Supply Voltage**

PC04591F

### Typical Applications

#### Multiple Feedback Bandpass Filter



$f_0 = \frac{R_1 + R_2}{2\pi C_1 C_2}$  center frequency

$\Delta BW = \frac{f_0}{R_1 + R_2}$  Bandwidth

R in kΩ

C in μF

$$Q = \frac{f_0}{BW} < 10$$

$$C_1 = C_2 = \frac{Q}{3}$$

$R_1 = R_2 = 1$  } Use scaling factors in these expressions.  
 $R_3 = 9Q^2 - 1$

If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

Design example:

given:  $Q = 5$ ,  $f_0 = 1.0$  kHz


Let  $R_1 = R_2 = 10$  kΩ

then  $R_3 = 9(5)^2 - 10$

$R_3 = 215$  kΩ

$$C = \frac{5}{3} = 1.6 \text{ } \mu\text{F}$$

#### Comparator With Hysteresis




$$V_{IL} = \frac{R_1}{R_1 + R_2} (V_{OL} - V_{REF}) + V_{REF}$$

$$V_{IH} = \frac{R_1}{R_1 + R_2} (V_{OH} - V_{REF}) + V_{REF}$$

$$H = \frac{R_1}{R_1 + R_2} (V_{OH} - V_{OL})$$

$$f = \frac{R_1 + R_2}{4CR_1R_2} \text{ if } R_3 = \frac{R_2R_1}{R_2 + R_1}$$

#### Wein Bridge Oscillator




$$f_0 = \frac{1}{2\pi RC} \text{ for } f_0 = 1.0 \text{ kHz}$$

$$R = 16 \text{ kΩ}$$

$$C = 0.01 \text{ } \mu\text{F}$$

#### High Impedance Differential Amplifier



$$V_O = C (1 + a + b)(V_2 - V_1)$$

$$\frac{R_2}{R_5} \equiv \frac{R_6}{R_7} \text{ for best CMRR}$$

$$R_1 = R_4$$

$$R_2 = R_5$$


$$\text{Gain} = \frac{R_6}{R_2} \left(1 + \frac{2R_1}{R_3}\right) = C (1 + a + b)$$

#### Note

1. All resistor values in ohms.


### Typical Applications (Cont.)

#### Pulse Generator



AF00641F


#### Function Generator



AF00651F

#### Note

1. All resistor values are in ohms.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# $\mu$ A111 • $\mu$ A311

## Voltage Comparators

### Linear Division Comparators

#### Description

The  $\mu$ A111 and  $\mu$ A311 are monolithic, low input current voltage comparators, each constructed using the Fairchild Planar Epitaxial process. The  $\mu$ A111 series operates from the single 5.0 V integrated circuit logic supply to the standard  $\pm$ 15 V operational amplifier supplies. The  $\mu$ A111 series is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate.

- Low Input Bias Current 100 nA Max ( $\mu$ A111), 250 nA Max ( $\mu$ A311)
- Low Input Offset Current 10 nA Max ( $\mu$ A111), 50 nA Max ( $\mu$ A311)
- Differential Input Voltage  $\pm$ 30 V
- Power Supply Voltage Single 5.0 V Supply To  $\pm$ 15 V
- Offset Voltage Null Capability
- Strobe Capability

#### Absolute Maximum Ratings<sup>1</sup>

##### Storage Temperature Range

Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

##### Operating Temperature Range

Extended ( $\mu$ A111M)	-55°C to +125°C
Commercial ( $\mu$ A311C)	0°C to 70°C

##### Lead Temperature

Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

##### Internal Power Dissipation<sup>2, 3</sup>

8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

##### Voltage between V+ and V-

Output to V-	36 V
--------------	------

##### Output to V-

( $\mu$ A111)	50 V
( $\mu$ A311)	40 V

##### Ground to V-

	30 V
--	------

##### Differential Input Voltage

$\pm$ 30 V
------------

##### Input Voltage

$\pm$ 15 V
------------


##### Output Short Circuit Duration

10 s
------

#### Notes

1. This rating applies for  $\pm$ 15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
2.  $T_J$  Max = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can.
3. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

#### Connection Diagram 8-Lead Metal Package (Top View)



CD01000F


Lead 4 connected to case

8

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A111HM	5W	Metal
$\mu$ A311HC	5W	Metal

#### Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




CD01010F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A311TC	9T	Molded DIP
$\mu$ A311SC	KC	Molded Surface Mount

### Equivalent Circuit



EQ00381F

### $\mu\text{A}111$

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 50 \text{ k}\Omega$		0.7	3.0	mV
$I_{IO}$	Input Offset Current <sup>2</sup>			4.0	10	nA
$I_{IB}$	Input Bias Current			60	100	nA
$A_{VS}$	Large Signal Voltage Gain			200		V/mV
$t_{PD}$	Response Time <sup>3</sup>			200		ns
$V_{SAT}$	Saturation Voltage	$V_I \leq -5.0 \text{ mV}$ , $I_{OL} = 50 \text{ mA}$		0.75	1.5	V
$I_{O(ST)}$	Strobe On Current			3.0		mA
$I_{CEX}$	Output Leakage Current	$V_I \geq 5.0 \text{ mV}$ , $V_O = 35 \text{ V}$		0.2	10	nA

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ .

$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 50 \text{ k}\Omega$			4.0	mV
$I_{IO}$	Input Offset Current <sup>2</sup>				20	nA
$I_{IB}$	Input Bias Current				150	nA
$V_{IR}$	Input Voltage Range				$\pm 14$	V
$V_{SAT}$	Saturation Voltage	$V+ \geq 4.5 \text{ V}$ , $V- = 0 \text{ V}$ , $V_I \leq -6.0 \text{ mV}$ , $I_{OL} \leq 8.0 \text{ mA}$		0.23	0.4	V

**μA111 (Cont.)**

**Electrical Characteristics**  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{CEX}$	Output Leakage Current	$V_I \geq 5.0 \text{ mV}$ , $V_O = 35 \text{ V}$		0.1	0.5	μA
$I_+$	Positive Supply Current	$T_A = 25^{\circ}\text{C}$		5.1	6.0	mA
$I_-$	Negative Supply Current	$T_A = 25^{\circ}\text{C}$		4.1	5.0	mA

**μA311**

**Electrical Characteristics**  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = \pm 15 \text{ V}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 50 \text{ k}\Omega$		2.0	7.5	mV
$I_{IO}$	Input Offset Current <sup>2</sup>			6.0	50	nA
$I_{IB}$	Input Bias Current			100	250	nA
$A_{VS}$	Large Signal Voltage Gain			200		V/mV
$t_{PD}$	Response Time <sup>3</sup>			200		ns
$V_{SAT}$	Saturation Voltage	$V_I \leq -10 \text{ mV}$ , $I_O = 50 \text{ mA}$		0.75	1.5	V
$I_{O(ST)}$	Strobe On Current			3.0		mA
$I_{CEX}$	Output Leakage Current	$V_I \geq 10 \text{ mV}$ , $V_O = 35 \text{ V}$		0.2	50	nA

The following specifications apply for  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ .


$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 50 \text{ k}\Omega$			10	mV
$I_{IO}$	Input Offset Current <sup>2</sup>				70	nA
$I_{IB}$	Input Bias Current				300	nA
$V_{IR}$	Input Voltage Range			$\pm 14$		V
$V_{SAT}$	Saturation Voltage	$V+ \geq 4.5 \text{ V}$ , $V- = 2.25 \text{ V}$ , $V_I \leq -10 \text{ mV}$ , $I_{OL} \leq 8.0 \text{ mA}$		0.23	0.4	V
$I_+$	Positive Supply Current	$T_A = 25^{\circ}\text{C}$		5.1	7.5	mA
$I_-$	Negative Supply Current	$T_A = 25^{\circ}\text{C}$		4.1	5.0	mA

**Notes**


1. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5.0 V supply to  $\pm 15 \text{ V}$  supplies.
2. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
3. The response time specified is for a 100 mV input step with 5.0 mV overdrive.

### Typical Performance Curves for $\mu$ A111


Input Bias Current vs Temperature




Input Bias Current vs Differential Input Voltage




Saturation Voltage vs Output Current




Input Offset Current vs Temperature




Offset Voltage vs Input Resistance




Common Mode Limits vs Temperature




Output Voltage vs Differential Input Voltage



Supply Current vs Temperature



Leakage Current vs Temperature




Note


1. Leads 5, 6 and 8 are shorted.

### Typical Performance Curves for $\mu\text{A}311$


Input Bias Current vs Temperature




Input Bias Current vs Differential Input Voltage




Saturation Voltage vs Output Current




Input Offset Current vs Temperature




Common Mode Limits vs Temperature




Supply Current vs Temperature




Offset Voltage vs Input Resistance



Output Voltage vs Differential Input Voltage



Leakage Current vs Temperature




Note


1. Leads 5, 6 and 8 are shorted.

### Typical Applications


#### Offset Null Circuit




#### Strobe Circuit




#### Increasing Input Stage Current (Note 1)




#### Zero Crossing Detector Driving MOS Logic (Note 3)




#### Adjustable Low Voltage Reference Supply




#### Positive Peak Detector



#### Negative Peak Detector



#### Digital Transmission Isolator (Note 3)




#### Notes


- 1) Increases typical common mode slew rate from 7.0 V/μs to 18 V/μs.
- 2) Solid Tantalum.
- 3) All resistor values in ohms.

### Typical Applications (Cont.)

#### Strobing of Both Input And Output Stages (Note 1)




#### Precision Photodiode Comparator




#### Notes

1. Typical input current is 50 pA with inputs strobed off.
2. Absorbs inductive kickback of relay and protects IC from severe voltage transients on  $V_1$  line.
3. R2 sets the comparison level. At comparison, the photodiode has less than 5.0 mV across it, decreasing leakages by an order of magnitude.


#### Relay Driver with Strobe



#### Switching Power Amplifier



**Switching Power Amplifier**



CR02310F

### Description

The μA139 series consists of four independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected PNP input stages allow the input common mode voltage to include ground.

- Single Supply Operation +2.0 V To +36 V
- Dual Supply Operation ±1.0 V To ±18 V
- Allow Comparison Of Voltages Near Ground Potential
- Low Current Drain 800 μA Typ
- Compatible With All Forms Of Logic
- Low Input Bias Current 25 nA Typ
- Low Input Offset Current ±5.0 nA Typ
- Low Offset Voltage ±2.0 mV

### Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

#### Operating Temperature Range

Extended (μA139M)	-55°C to +125°C
Automotive (μA2901V, μA3302V)	-40°C to +85°C
Industrial (μA239V)	-25°C to +85°C
Commercial (μA339C)	0°C to 70°C

#### Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

#### Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

#### Supply Voltage

μA139 Series/μA2901	36 V or ±18 V
μA3302	28 V or ±14 V

#### Differential Input Voltage

μA139 Series/μA2901	36 V
μA3302	28 V

#### Output Short Circuit to GND<sup>3</sup>


Indefinite  
Input Current ( $V_i < -0.3$  V)<sup>4</sup> 50 mA

#### Notes

1.  $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP and SO-14, and  $175^\circ\text{C}$  for the Ceramic DIP.
2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 14L-Ceramic DIP at  $9.1 \text{ mW}/^\circ\text{C}$ , the 14L-Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ , and the SO-14 at  $7.5 \text{ mW}/^\circ\text{C}$ .
3. Short circuits from the output to  $V_+$  can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of  $V_+$ .

### Connection Diagram

14-Lead DIP and SO-14 Package  
(Top View)



CD01021F

8


### Order Information

Device Code	Package Code	Package Description
μA139DM	6A	Ceramic DIP
μA239DV	6A	Ceramic DIP
μA239PV	9A	Molded DIP
μA239SV	KD	Molded Surface Mount
μA339DC	6A	Ceramic DIP
μA339PC	9A	Molded DIP
μA339SC	KD	Molded Surface Mount
μA2901DV	6A	Ceramic DIP
μA2901PV	9A	Molded DIP
μA3302DV	6A	Ceramic DIP
μA3302PV	9A	Molded DIP
μA3302SV	KD	Molded Surface Mount

4. This input current will exist only when the voltage at any of the input leads is driven negative. It is due to the collector base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V_+$  voltage level or to ground for a large overdrive, for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative, again returns to a value greater than  $-0.3$  V.

**$\mu A139 \bullet \mu A239 \bullet \mu A339$   
 $\mu A2901 \bullet \mu A3302$**

**Equivalent Circuit**



EQ00091F

**$\mu A139, \mu A239, \mu A339$**

**Electrical Characteristics**  $T_A = 25^\circ C$ ,  $V+ = 5.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu A139$			$\mu A239, \mu A339$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage <sup>5</sup>			$\pm 2.0$	$\pm 5.0$		$\pm 2.0$	$\pm 5.0$	mV
$I_{IB}$	Input Bias Current <sup>1</sup>	$I_{I+}$ or $I_{I-}$ with Output in Linear Range		25	100		25	250	nA
$I_{IO}$	Input Offset Current	$(I_{I+}) - (I_{I-})$		$\pm 5.0$	$\pm 25$		$\pm 5.0$	$\pm 50$	nA
$V_{IR}$	Input Common Mode Voltage Range <sup>2</sup>		0	$(V+) - 1.5$		0	$(V+) - 1.5$		V
$I_{CC}$	Supply Current	$R_L = \infty$ on all Comparators		0.8	2.0		0.8	2.0	mA
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 15$ k $\Omega$ , $V+ = 15$ V (To Support Large $V_O$ Swing)		200			200		V/mV
$t_{PD1}$	Large Signal Response Time	$V_I = TTL$ Logic Swing, $V_{REF} = 1.4$ V, $V_{RL} = 5.0$ V, $R_L = 5.1$ k $\Omega$		300			300		ns
$t_{PD2}$	Response Time <sup>3</sup>	$V_{RL} = 5.0$ V, $R_L = 5.1$ k $\Omega$		1.3			1.3		$\mu$ s

---

 **$\mu\text{A}139 \bullet \mu\text{A}239 \bullet \mu\text{A}339$**  **$\mu\text{A}2901 \bullet \mu\text{A}3302$** 

$\mu\text{A}139$ ,  $\mu\text{A}239$ ,  $\mu\text{A}339$  (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu\text{A}139$			$\mu\text{A}239$ , $\mu\text{A}339$			Unit
			Min	Typ	Max	Min	Typ	Max	
$I_{OL}$	Output Sink Current	$V_I - \geq 1.0$ V, $V_{I+} = 0$ V, $V_O \leq 1.5$ V	6.0	16		6.0	16		mA
$V_{SAT}$	Saturation Voltage	$V_I - \geq 1.0$ V, $V_{I+} = 0$ V, $I_{OL} \leq 4.0$ mA		250	400		250	400	mV
$I_{CEX}$	Output Leakage Current	$V_{I+} \geq 1.0$ V, $V_{I-} = 0$ V, $V_O = 30$ V			200			200	nA

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for the  $\mu\text{A}139$ ,  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for the  $\mu\text{A}239$  and  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$  for the  $\mu\text{A}339$ .

$V_{IO}$	Input Offset Voltage <sup>5</sup>				9.0			9.0	mV
$I_{IO}$	Input Offset Current	$(I_{I+}) - (I_{I-})$			$\pm 100$			$\pm 150$	nA
$I_{IB}$	Input Bias Current	$I_{I+}$ or $I_{I-}$ with Output in Linear Range			300			400	nA
$V_{IR}$	Input Voltage Range		0		$(V+) - 2.0$	0		$(V+) - 2.0$	V
$V_{SAT}$	Saturation Voltage	$V_I - \geq 1.0$ V, $V_{I+} = 0$ V, $I_{OL} \leq 4.0$ mA			700			700	mV
$I_{CEX}$	Output Leakage Current	$V_{I+} \geq 1.0$ V, $V_{I-} = 0$ V, $V_O = 30$ V			1.0			1.0	$\mu\text{A}$
$V_{ID}$	Differential Input Voltage <sup>4</sup>	Keep all $V_{I's} \geq 0$ V (or $V_-$ , if used)			36			36	V

---

**$\mu$ A139 •  $\mu$ A239 •  $\mu$ A339**

**$\mu$ A2901 •  $\mu$ A3302**

---

**$\mu$ A2901,  $\mu$ A3302**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A2901			$\mu$ A3302			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage <sup>5</sup>			$\pm 2.0$	$\pm 7.0$		$\pm 3.0$	$\pm 2.0$	mV
$I_{IB}$	Input Bias Current <sup>1</sup>	$ I_+ $ or $ I_- $ with Output in Linear Range		25	250		25	500	nA
$I_{IO}$	Input Offset Current	$( I_+ ) - ( I_- )$		$\pm 5.0$	$\pm 50$		$\pm 5.0$	$\pm 100$	nA
$V_{IR}$	Input Common Mode Voltage Range <sup>2</sup>		0		$(V+) - 1.5$	0		$(V+) - 1.5$	V
$I_{CC}$	Supply Current	$R_L = \infty$ on all Comparators		0.8	2.0		0.8	2.0	mA
		$R_L = \infty$ , $V+ = 30 \text{ V}$		1.0	2.5				
$A_{VS}$	Large Signal Voltage Gain	$R_L \geq 15 \text{ k}\Omega$ , $V+ = 15 \text{ V}$ (To Support Large $V_O$ Swing)	25	100		2.0	30		V/mV
$t_{PD1}$	Large Signal Response Time	$V_I = \text{TTL Logic Swing}$ , $V_{REF} = 1.4 \text{ V}$ , $V_{RL} = 5.0 \text{ V}$ , $R_L = 5.1 \text{ k}\Omega$		300			300		ns
$t_{PD2}$	Response Time <sup>3</sup>	$V_{RL} = 5.0 \text{ V}$ , $R_L = 5.1 \text{ k}\Omega$		1.3			1.3		$\mu$ s
$I_{OL}$	Output Sink Current	$V_I- \geq 1.0 \text{ V}$ , $V_I+ = 0 \text{ V}$ , $V_O \leq 1.5 \text{ V}$	6.0	16		2.0	16		mA
$V_{SAT}$	Saturation Voltage	$V_I- \geq 1.0 \text{ V}$ , $V_I+ = 0 \text{ V}$ , $I_{OL} \leq 4.0 \text{ mA}$			400		250	500	mV
$I_{CEX}$	Output Leakage Current	$V_I+ \geq 1.0 \text{ V}$ , $V_I- = 0 \text{ V}$ , $V_O = 30 \text{ V}$			200			200	nA

$\mu\text{A}2901, \mu\text{A}3302$  (Cont.)

**Electrical Characteristics**  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ ,  $V+ = 5.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu\text{A}2901$			$\mu\text{A}3302$			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage <sup>5</sup>			9.0	15			40	mV
$I_{IO}$	Input Offset Current	$(I_{I+}) - (I_{I-})$		50	200			300	nA
$I_{IB}$	Input Bias Current	$I_{I+}$ or $I_{I-}$ with Output in Linear Range		200	500			1000	nA
$V_{IR}$	Input Voltage Range		0		$(V+) - 2.0$	0		$(V+) - 2.0$	V
$V_{SAT}$	Saturation Voltage	$V_{I-} \geq 1.0$ V, $V_{I+} = 0$ V, $I_{OL} \leq 4.0$ mA		400	700			700	mV
$I_{CEX}$	Output Leakage Current	$V_{I+} \geq 1.0$ V, $V_{I-} = 0$ V, $V_O = 30$ V			1.0			1.0	$\mu\text{A}$
$V_{ID}$	Differential Input Voltage <sup>4</sup>	Keep all $V_{I's} \geq 0$ V (or $V-$ , if used)			$V+$			$V+$	V


**Notes**

1. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
2. The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is  $(V+) - 1.5$  V, but either or both inputs can go to +30 V without damage.
3. The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance curves segment.
4. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common mode range, comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V or 0.3 V below the magnitude of the negative power supply, if used.
5. At output switch point,  $V_O = 1.4$  V,  $R_S = 0$   $\Omega$  with  $V+ = 5.0$  V; and over the full input common mode range 0 V to  $V+ - 1.5$  V.
6. For input signals that exceed  $V_{CC}$ , only the overdriven comparator is affected. With a 5.0 V supply,  $V_I$  should be limited to 25 V maximum and a limiting resistor should be used on all inputs that might exceed the positive supply.

**$\mu$ A139 •  $\mu$ A239 •  $\mu$ A339  
 $\mu$ A2901 •  $\mu$ A3302**


**Typical Performance Curves for  $\mu$ A139,  $\mu$ A239,  $\mu$ A339**

**Supply Current**




PC06900F

**Input Bias Current**




PC06911F

**Output Saturation Voltage**




PC06970F

**Response Time for Various Input Overdrives — Negative Transition**



PC06930F

**Response Time for Various Input Overdrives — Positive Transition**




PC06940F

**$\mu A139 \bullet \mu A239 \bullet \mu A339$**   
 **$\mu A2901 \bullet \mu A3302$**


**Typical Performance Curves for  $\mu A2901$ ,  $\mu A3302$**

**Supply Current**




PC06950F

**Input Bias Current**



PC06960F


**Output Saturation Voltage**



PC06921F


8

**Response Time for Various Input Overdrives — Negative Transition**



PC06930F

**Response Time for Various Input Overdrives — Positive Transition**



PC06940F

### Application Information

The  $\mu$ A139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input/output coupling. Reducing the input resistors to  $< 10\text{ k}\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1.0 V to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the leads will cause input/output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All leads of any unused comparators should be grounded.

The bias network of the  $\mu$ A139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of 2.0 V to 30 V.


It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than  $V_+$  without damaging the device. Protection should be provided to prevent the input voltages from going more negative than -0.3 V (at 25°C). An input clamp diode can be used as shown in the applications segment of this data sheet.


The output of the  $\mu$ A139 series is the uncommitted collector of grounded emitter NPN output transistor. Many collectors can be tied together to provide wired OR output function. An output pull-up resistor can be connected to any available power supply within the permitted supply voltage range. There is no restriction on this voltage due to the magnitude of the voltage which is applied to the  $V_+$  terminal of the  $\mu$ A139 package. The output can also be used as a simple SP/ST switch to ground (when a pull up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of  $V_+$ ) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60  $\Omega$  saturation resistance of the output transistor. The low offset voltage of the output transistor (1.0 mV) allows the output to clamp essentially to ground level for small load currents.

### Typical Applications ( $V_+ = 15\text{ V}$ )


#### AND Gate



#### OR Gate




#### Monostable Multivibrator




**μA139 • μA239 • μA339  
μA2901 • μA3302**

### **Typical Applications ( $V_+ = 15$ V) (Cont.)**

## Bistable Multivibrator




## **Monostable Multivibrator with Input Lock Out**




8

GB02360F

## Time Delay Generator



## Squarewave Oscillator




GB02380F

**$\mu$ A139 •  $\mu$ A239 •  $\mu$ A339  
 $\mu$ A2901 •  $\mu$ A3302**


**Typical Applications ( $V_+ = 15$  V) (Cont.)**

**Large Fan-In AND Gate (Note 1)**




CR02400F

**Pulse Generator**



CR02410F

**Wired-OR Outputs**



CR02390F

**Notes**

- 1) All resistor values in ohms.
- 2) All diodes 1N914.
- 3)  $V_O = A \cdot B \cdot C \cdot D$
- 4) For large ratios of  $R_1/R_2$ , D1 can be omitted.

# $\mu$ A6685

## Ultra Fast Single Latched Comparator


## Linear Division Comparators

**Description**


The  $\mu$ A6685 is an ultra fast single voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (2.7 ns) with excellent matching characteristics. The comparator has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated  $50 \Omega$  transmission lines. The low input offsets and short delays make this comparator especially suitable for high speed precision analog to digital processing.

The  $\mu$ A6685 is lead compatible with the AM6685 and functionally compatible with AD9685 and SP9685.

- 2.7 ns Typical Propagation Delay
- Complementary ECL Outputs
- $50 \Omega$  Line Driving Capability
- Built-In Latch
- Typical Output Skew 0.2 ns
- Propagation Delay Constant With Overdrive

**Connection Diagram**  
**SO-14 Package**  
**(Top View)**


CD00971F


**Connection Diagram****10-Lead Metal Package  
(Top View)**

CD00981F

8

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A6685HM	5X	Metal
$\mu$ A6685HV	5X	Metal

**Connection Diagram****16-Lead DIP  
(Top View)**

CD00981F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A6685SV	KD	Molded Surface Mount

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A6685DM	6B	Ceramic DIP
$\mu$ A6685DV	6B	Ceramic DIP
$\mu$ A6685PV	9B	Molded DIP

**Absolute Maximum Ratings**

Storage Temperature Range

Metal Can and Ceramic DIP  
Molded DIP and SO-14

-65°C to +175°C  
-65°C to +150°C

Internal Power Dissipation<sup>1, 2</sup>

10L-Metal Can	1.07 W
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
SO-14	0.93
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	-7.0 V
Input Voltage	± 4.0 V
Differential Input Voltage	± 6.0 V
Output Current	30 mA
Minimum Operating Voltage (V+ to V-)	9.7 V

Operating Temperature Range

Extended ( $\mu$ A6685M)  
Industrial ( $\mu$ A6685V)

-55°C to +125°C  
-30°C to +85°C

Lead Temperature

Metal Can and Ceramic DIP  
(soldering, 60 s)  
Molded DIP and SO-14  
(soldering, 10 s)


300°C  
265°C

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Metal Can and Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, the 16L-Ceramic DIP at 10 mW/°C, the 16L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

**Equivalent Circuit**



EQ00360F

# $\mu$ A6685

$\mu$ A6685V,  $\mu$ A6685M

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

## DC Characteristics

Symbol	Characteristic	Condition <sup>1</sup>	$\mu$ A6685V			$\mu$ A6685M			Units
			Min	Typ	Max	Min	Typ	Max	
$V_{IO}$	Input Offset Voltage	$R_S \leq 100 \Omega, T_A = 25^\circ C$	-3.0	0.3	+3.0	-2.0	0.3	+2.0	mV
		$R_S \leq 100 \Omega$	-3.5		+3.5	-3.0		+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S \leq 100 \Omega$		4.0			4.0		$\mu V/^\circ C$
$I_{IO}$	Input Offset Current <sup>2</sup>	$25^\circ C \leq T_A \leq T_A \text{ Max}$	-1.0	0.2	+1.0	-1.0	0.2	+1.0	$\mu A$
		$T_A = T_A \text{ Min}$	-1.3	0.3	+1.3	-1.6	0.3	+1.6	
$I_{IB}$	Input Bias Current	$25^\circ C \leq T_A \leq T_A \text{ Max}$		4.0	10		4.0	10	$\mu A$
		$T_A = T_A \text{ Min}$		7.0	13		8.0	16	
$V_{CM}$	Common Mode Voltage Range		-3.3		+3.3	-3.3		+3.3	V
CMR	Common Mode Rejection	$R_S \leq 100 \Omega, -3.3 V \leq V_{CM} \leq +3.3 V$	80			80			$dB$
PSRR	Power Supply Rejection Ratio <sup>2</sup>	$R_S \leq 100 \Omega, \Delta V_S = \pm 5\%$	70			70			$dB$
$V_{OH}$	Output Voltage HIGH	$T_A = 25^\circ C$	-0.960	-0.885	-0.810	-0.960	-0.885	-0.810	V
		$T_A = T_A \text{ Min}$	-1.060	-0.975	-0.890	-1.100	-1.010	-0.920	
		$T_A = T_A \text{ Max}$	-0.890	-0.795	-0.700	-0.850	-0.735	-0.620	
$V_{OL}$	Output Voltage LOW	$T_A = 25^\circ C$	-1.850	-1.750	-1.650	-1.850	-1.750	-1.650	V
		$T_A = T_A \text{ Min}$	-1.890	-1.783	-1.675	-1.910	-1.800	-1.690	
		$T_A = T_A \text{ Max}$	-1.825	-1.725	-1.625	-1.810	-1.693	-1.575	
$I_+$	Positive Supply Current			15	22		15	22	$mA$
$I_-$	Negative Supply Current			12	26		12	26	$mA$
$P_c$	Power Consumption <sup>3</sup>			180	300		180	300	$mW$

**Switching Characteristics**  $V_{in} = 100 \text{ mV}, V_{OD} = 10 \text{ mV}$

Symbol	Characteristic <sup>2</sup>	Condition <sup>1</sup>	$\mu$ A6685V			$\mu$ A6685M			Units
			Min	Typ	Max	Min	Typ	Max	
$t_{PD+}, t_{PD-}$	Propagation Delay	$T_A = 25^\circ C$		2.7	4.0		2.7	4.0	ns
$t_{PD+(E)}, t_{PD-(E)}$	Latch Enable to Output (HIGH or LOW) Delay	$T_A = 25^\circ C$		2.0	2.5		2.0	2.5	ns
$t_s$	Min Latch Set up Time	$T_A = 25^\circ C$		0.5	1.0		0.5	1.0	ns
$t_h$	Min Latch Hold Time	$T_A = 25^\circ C$		0.5	1.0		0.5	1.0	ns

## Notes

- Unless otherwise specified  $V_+ = 6.0 \text{ V}, V_- = -5.2 \text{ V}, V_T = -2.0 \text{ V}$  and  $R_L = 50 \Omega$ , all switching characteristics are for a 100 mV input step with 10 mV overdrive. The specification given for  $V_{IO}, I_{IO}, I_{IB}, \text{ CMR}, \text{ PSRR}, t_{PD+}, \text{ and } t_{PD-}$  apply for  $\pm 5\%$  supply voltages. The  $\mu$ A6685 is designed to meet the specifications given in the table after thermal


equilibrium has been established with a transverse air flow of 500 LFPM or greater.

2. Guaranteed but not tested in production.


3. Refer to Internal Power Dissipation in Absolute Maximum Rating Table.

**Typical Performance Curves**  $T_A = 25^\circ\text{C}$ ,  $V+ = 6.0 \text{ V}$ ,  $V- = -5.2 \text{ V}$ ,  $V_T = -2.0 \text{ V}$ ,  $R_L = 50 \Omega$ , and switching characteristics are for  $V_{in} = 100 \text{ mV}$ ,  $V_{OD} = 10 \text{ mV}$ , unless otherwise specified.


**Propagation Delays vs Load Resistance**




**Propagation Delays vs Negative Supply Voltage**




**Propagation Delays vs Common Mode Voltage**




**Response to 100 MHz Sine Wave**




**Common Mode Limits vs Temperature**




**Positive Common Mode Limit vs Positive Supply Voltage**




**Output Levels vs Temperature**



**Negative Common Mode Limit vs Negative Supply Voltage**




**Output Levels vs Negative Supply Voltage**




**Typical Performance Curves (Cont.)**  $T_A = 25^\circ\text{C}$ ,  $V+ = 6.0\text{ V}$ ,  $V- = -5.2\text{ V}$ ,  $V_T = -2.0\text{ V}$ ,  $R_L = 50\ \Omega$ , and switching characteristics are for  $V_{in} = 100\text{ mV}$ ,  $V_{OD} = 10\text{ mV}$ , unless otherwise specified.


#### Output Levels vs DC Loading




#### Supply Currents vs Temperature




#### Supply Currents vs Negative Supply Voltage




#### Supply Currents vs Positive Supply Voltage




#### Input Bias Current vs Temperature




#### Input Bias Current vs Negative Supply Voltage



#### Input Bias Current vs Common Mode Voltage





#### Input Current vs Differential Input Voltage



# $\mu$ A6685


Typical Applications ( $T_A = 25^\circ\text{C}$ )

## High Speed Window Detector




CR02100F

## High Speed Sampling




CR02110F



CR02120F

## Measurement Of Propagation Delay



CR02161F

Propagation delays  $t_{PD+}$  ( $\bar{Q}$  output) and  $t_{PD-}$  ( $Q$  output) are measured with input signal conditions of a 100 mV step with an overdrive of 10 mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). Offset is compensated for by adjusting  $V_I$  until outputs are in the linear region while the Pulse Generator is disconnected.  $V_I$  is then increased in the positive direction so inverting input changes by 10 mV, i.e. the overdrive condition. Propagation delays are then measured with actual input pulse condition of +110 mV to 0 V swing, with a  $t_{PD+}$  or  $t_{PD-}$  reading taken between the +10 mV level of the input pulse and the 50% point of the outputs.

## Thermal Considerations


To achieve the high speed of the  $\mu$ A6685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the  $\mu$ A6685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc. provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing

over the devices. If the  $\mu$ A6685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.

## Interconnection Techniques

All high speed ECL circuits require that special precautions be taken for optimum system performance. The  $\mu$ A6685 is particularly critical because it features very high gain (60 dB) at very high frequencies (100 MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150  $\Omega$ . Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0 V, but a Thevenin equivalent to  $V_-$  can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be decoupled with RF capacitors connected to the ground plane as close to the device supply leads as possible.

## Timing Diagram



## Key To Timing Diagram

WAVEFORM	INPUTS	OUTPUTS
—	MUST BE STEADY	WILL BE STEADY
/ \	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
\ /	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
X X	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN

CR02182F

### Note

The set up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signal changes occurring before  $t_s$  will be detected and held; those occurring after  $t_h$  will not be detected. Changes between  $t_s$  and  $t_h$  may or may not be detected.

## Definition Of Terms

- $V_{IO}$**  **Input Offset Voltage** — That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
- $\Delta V_{IO}/\Delta T$**  **Average Temperature Coefficient Of Input Offset Voltage** — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
- $I_{IO}$**  **Input Offset Current** — The difference between the currents into the two input terminals when there is zero voltage between the two outputs.
- $I_{IB}$**  **Input Bias Current** — The average of the two input currents.
- $R_I$**  **Input Resistance** — The resistance looking into either input terminal with the other grounded.
- $C_I$**  **Input Capacitance** — The capacitance looking into either input terminal with the other grounded.
- $V_{CM}$**  **Common Mode Voltage Range** — The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMR** **Common Mode Rejection** — The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- PSRR** **Power Supply Rejection Ratio** — The ratio of the change in input offset voltage to the change in power supply voltages producing it.

**$V_{OH}$**  **Output Voltage HIGH** — The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.

**$V_{OL}$**  **Output Voltage LOW** — The logic LOW output voltage with an external pull-down resistor returned to a negative supply.

**$I_+$**  **Positive Supply Current** — The current required from the positive supply to operate the comparator.

**$I_-$**  **Negative Supply Current** — The current required from the negative supply to operate the comparator.

**$P_c$**  **Power Consumption** — The power dissipated by the comparator with both outputs terminated in  $50 \Omega$  to  $-2.0$  V.

## Switching Terms (see Timing Diagram)

**$t_{PD+}$**  **Input To Output HIGH Delay** — The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.

**$t_{PD-}$**  **Input To Output LOW Delay** — The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.

**$t_{PD+(E)}$**  **Latch Enable To Output HIGH Delay** — The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.

$t_{PD-(E)}$  **Latch Enable To Output LOW Delay** — The propagation delay measured from the 50% point of the Latch Enable signal HIGH to LOW transition to the 50% point of an output HIGH to LOW transition.

$t_s$  **Minimum Set up Time** — The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.

$t_h$  **Minimum Hold Time** — The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.

$t_{pw(E)}$  **Minimum Latch Enable Pulse Width** — The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

## Other Symbols

$T_A$	Ambient temperature	$V_T$	Output load terminating voltage
$R_S$	Input source resistance	$R_L$	Output load resistance
$V_{CC}$	Supply voltages	$V_{in}$	Input pulse amplitude
$V_+$	Positive supply voltage	$V_{OD}$	Input overdrive
$V_-$	Negative supply voltage	$f$	Frequency

# $\mu$ A6687

## Ultra Fast

## Voltage Comparators

Linear Division Comparators

**Description**

The  $\mu$ A6687 is an ultra fast dual voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (2.7 ns) with excellent matching characteristics. These comparators have differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50  $\Omega$  transmission lines. The low input offsets and short delays make these comparators especially suitable for high speed precision analog-to-digital processing.

Separate latch functions are provided to allow each comparator to be independently used in a sample and hold mode. The latch function inputs are designed to be driven from the complementary outputs of a standard ECL gate. If latch enable is HIGH and latch enable is LOW, the comparator functions normally. When latch enable is driven LOW and latch enable is driven HIGH, the comparator outputs are locked in their existing logical states. Should the latch function not be used, latch enable must be connected to ground.

The  $\mu$ A6687 is lead compatible with the AM6687 and with the AD9687 and SP9687.

- 2.7 ns Typical Propagation Delay At 10 mV Overdrive
- Complementary ECL Outputs
- 50  $\Omega$  Line Driving Capability
- 1.0 ns Latch Set up Time

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A6687M)	-55°C to +125°C
Industrial ( $\mu$ A6687V)	-30°C to +85°C

## Lead Temperature


Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	-7.0 V
Input Voltage	$\pm 4.0$ V
Differential Input Voltage	$\pm 6.0$ V
Output Current	30 mA

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Connection Diagram**16-Lead DIP  
(Top View)

CD00992F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A6687DM	6B	Ceramic DIP
$\mu$ A6687DV	6B	Ceramic DIP
$\mu$ A6687PV	9B	Molded DIP

**Electrical Characteristics** Over the recommended operating temperature and supply voltage ranges, unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic	Condition <sup>1</sup>	μA6687V		μA6687M		Units
			Min.	Max.	Min.	Max.	
$V_{IO}$	Input Offset Voltage	$R_S \leq 100 \Omega, T_A = 25^\circ C$	-2.0	+2.0	-2.0	+2.0	mV
		$R_S \leq 100 \Omega$	-3.0	+3.0	-3.0	+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage <sup>2</sup>	$R_S \leq 100 \Omega$	-10	+10	-10	+10	μV/°C
$I_{IO}$	Input Offset Current <sup>2</sup>	$25^\circ C \leq T_A \leq T_A \text{ Max}$	-1.0	+1.0	-1.0	+1.0	μA
		$T_A = T_A \text{ Min}$	-1.3	+1.3	-1.6	+1.6	
$I_{IB}$	Input Bias Current	$25^\circ C \leq T_A \leq T_A \text{ Max}$		10		10	μA
		$T_A = T_A \text{ Min}$		13		16	
$V_{CM}$	Input Common Mode Range		-3.3	+2.7	-3.3	+2.7	V
CMR	Common Mode Rejection	$R_S \leq 100 \Omega, -3.3 \text{ V} \leq V_{CM} \leq +2.7 \text{ V}$	80		80		dB
PSRR	Power Supply Rejection Ratio	$R_S \leq 100 \Omega, \Delta V_S = \pm 5\%$	70		70		dB
$V_{OH}$	Output Voltage HIGH	$T_A = 25^\circ C$	-0.960	-0.810	-0.960	-0.810	V
		$T_A = T_A \text{ Min}$	-1.060	-0.890	-1.100	-0.920	
		$T_A = T_A \text{ Max}$	-0.890	-0.700	-0.850	-0.620	
$V_{OL}$	Output Voltage LOW	$T_A = 25^\circ C$	-1.850	-1.650	-1.850	-1.650	V
		$T_A = T_A \text{ Min}$	-1.890	-1.675	-1.910	-1.690	
		$T_A = T_A \text{ Max}$	-1.825	-1.625	-1.810	-1.575	
$I_+$	Positive Supply Current			32		32	mA
$I_-$	Negative Supply Current			44		44	mA
$P_C$	Power Consumption			450		450	mW

**Switching Characteristics** ( $V_{in} = 100 \text{ mV}, V_{OD} = 10 \text{ mV}$ )

Symbol	Characteristic	Condition <sup>1</sup>	μA6687V		μA6687M		Units
			Min.	Max.	Min.	Max.	
$t_{PD+}, t_{PD-}$	Propagation Delay <sup>2</sup>	$T_A = 25^\circ C$		4.0		4.0	ns
$t_S$	Minimum Latch Set Up Time <sup>2</sup>	$T_A = 25^\circ C$		1.0		1.0	ns

**Notes**

- Unless otherwise specified  $V_+ = +5.0 \text{ V}, V_- = -5.2 \text{ V}, V_T = -2.0 \text{ V}$ , and  $R_L = 50 \Omega$ ; all switching characteristics are for a 100 mV input step with 10 mV overdrive. The specifications given for  $V_{IO}, I_{IO}, I_{IB}, \text{ CMR}, \text{ PSRR}, t_{PD+}$  and  $t_{PD-}$  apply over the full  $V_{CM}$  range and for  $\pm 5\%$  supply voltages.
- Guaranteed, but not tested in production.

# $\mu$ A685

## High Speed Single Latched Comparator

### Linear Division Comparators

#### Description

The  $\mu$ A685 is a fast voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays without sacrificing the excellent matching characteristics formerly associated only with slow, high performance linear ICs. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated  $50 \Omega$  transmission lines. The low input offset and high resolution make this comparator especially suitable for high speed precision analog to digital processing.


A latch function is provided to allow the comparator to be used in a sample and hold mode. If the latch enable is HIGH, the comparator functions normally. When the latch enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the latch enable must be connected to ground.

The  $\mu$ A685 is lead compatible with the AM685.

- 6.5 ns Maximum Propagation Delay At 5.0 mV Overdrive
- 3.0 ns Latch Set up Time
- Complementary ECL Outputs
- $50 \Omega$  Line Driving Capability
- Typical Output Skew 0.2 ns
- Constant Propagation Delay With Overdrive

#### Connection Diagram

SO-14 Package  
(Top View)




#### Order Information

Device Code	Package Code	Package Description
$\mu$ A685SV	KD	Molded Surface Mount

#### Connection Diagram

10-Lead Metal Package  
(Top View)




#### Order Information

Device Code	Package Code	Package Description
$\mu$ A685HM	5X	Metal
$\mu$ A685HV	5X	Metal

#### Connection Diagram

16-Lead DIP  
(Top View)



#### Order Information

Device Code	Package Code	Package Description
$\mu$ A685DM	6B	Ceramic DIP
$\mu$ A685DV	6B	Ceramic DIP
$\mu$ A685PV	9B	Molded DIP

### Absolute Maximum Ratings

Storage Temperature Range

Metal Can and Ceramic DIP

Molded DIP and SO-14

Operating Temperature Range

Extended ( $\mu$ A685M)

Industrial ( $\mu$ A685V)

Lead Temperature

Metal Can and Ceramic DIP

(soldering, 60 s)

Molded DIP and SO-14

(soldering, 10 s)

-65°C to +175°C

-65°C to +150°C

-55°C to +125°C

-30°C to +85°C

300°C

265°C

### Internal Power Dissipation<sup>1, 2</sup>


10L-Metal Can	1.07 W
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
SO-14	0.93 W
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	-7.0 V
Input Voltage	$\pm 4.0$ V
Differential Input Voltage	$\pm 6.0$ V
Output Current	30 mA
Minimum Operating Voltage (V+ to V-)	9.7 V

### Notes

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Metal Can and Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, the 16L-Ceramic DIP at 10 mW/°C, the 16L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

### Equivalent Circuit



# $\mu$ A685

## $\mu$ A685

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition <sup>2</sup>	$\mu$ A685V		$\mu$ A685M		Units
			Min.	Max.	Min.	Max.	
$V_{IO}$	Input Offset Voltage	$R_S \leq 100 \Omega, T_A = 25^\circ C$	-2.0	+2.0	-2.0	+2.0	mV
		$R_S \leq 100 \Omega$	-2.5	+2.5	-3.0	+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage <sup>3</sup>	$R_S \leq 100 \Omega$	-10	+10	-10	+10	$\mu V/^\circ C$
$I_{IO}$	Input Offset Current <sup>3</sup>	$25^\circ C \leq T_A \leq T_A \text{ Max}$	-1.0	+1.0	-1.0	+1.0	$\mu A$
		$T_A = T_A \text{ Min}$	-1.3	+1.3	-1.6	+1.6	
$I_{IB}$	Input Bias Current	$25^\circ C \leq T_A \leq T_A \text{ Max}$		10		10	$\mu A$
		$T_A = T_A \text{ Min}$		13		16	
$R_I$	Input Resistance	$T_A = 25^\circ C$	6.0		6.0		$k\Omega$
$C_I$	Input Capacitance <sup>1</sup>	$T_A = 25^\circ C$		3.0		3.0	pF
$V_{CM}$	Common Mode Voltage Range		-3.3	+3.3	-3.3	+3.3	V
CMR	Common Mode Rejection	$R_S \leq 100 \Omega, -3.3 \leq V_{CM} \leq +3.3 V$	80		80		dB
PSRR	Power Supply Rejection Ratio <sup>3</sup>	$R_S \leq 100 \Omega, \Delta V_S = \pm 5\%$	70		70		dB
$V_{OH}$	Output Voltage HIGH	$T_A = 25^\circ C$	-0.960	-0.810	-0.960	-0.810	V
		$T_A = T_A \text{ Min}$	-1.060	-0.890	-1.100	-0.920	
		$T_A = T_A \text{ Max}$	-0.890	-0.700	-0.850	-0.620	
$V_{OL}$	Output Voltage LOW	$T_A = 25^\circ C$	-1.850	-1.650	-1.850	-1.650	V
		$T_A = T_A \text{ Min}$	-1.890	-1.675	-1.910	-1.690	
		$T_A = T_A \text{ Max}$	-1.825	-1.625	-1.810	-1.575	
$I_+$	Positive Supply Current			22		22	mA
$I_-$	Negative Supply Current			26		26	mA
$P_c$	Power Consumption <sup>4</sup>			300		300	mW

**Switching Characteristics**  $V_{in} = 100 \text{ mV}, V_{OD} = 5.0 \text{ mV}$

Symbol	Characteristic	Condition <sup>2</sup>	$\mu$ A685V		$\mu$ A685M		Units
			Min.	Max.	Min.	Max.	
$t_{PD+}$	Input to Output HIGH <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ C$		6.5		6.5	ns
		$T_A = T_A \text{ Max}$		9.5		12	
$t_{PD-}$	Input to Output LOW <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ C$		6.5		6.5	ns
		$T_A = T_A \text{ Max}$		9.5		12	

**$\mu$ A685 (Cont.)****Electrical Characteristics****Switching Characteristics**  $V_{in} = 100$  mV,  $V_{OD} = 5.0$  mV


Symbol	Characteristic	Condition <sup>2</sup>	$\mu$ A685V		$\mu$ A685M		Units
			Min.	Max.	Min.	Max.	
$t_{PD+}(E)$	Latch Enable to Output HIGH Delay <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		6.5		6.5	ns
		$T_A = T_A \text{ Max}$		9.5		12	
$t_{PD-}(E)$	Latch Enable to Output LOW Delay <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		6.5		6.5	ns
		$T_A = T_A \text{ Max}$		9.5		12	
$t_S$	Minimum Set up Time <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		3.0		3.0	ns
		$T_A = T_A \text{ Max}$		4.0		6.0	
$t_h$	Minimum Hold Time <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq T_A \text{ Max}$		1.0		1.0	ns
$t_{pw}(E)$	Minimum Latch Enable Pulse Width <sup>3</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ\text{C}$		3.0		3.0	ns
		$T_A = T_A \text{ Max}$		4.0		5.0	

**Notes**

1. For TO-99 only; CERDIP = 7.0 pF.
2. Unless otherwise specified  $V_+ = 6.0$  V,  $V_- = -5.2$  V,  $V_T = -2.0$  V, and  $R_L = 50 \Omega$ ; all switching characteristics are for a 100 mV input step with 5.0 mV overdrive. The specifications given for  $V_{IO}$ ,  $I_{IO}$ ,  $I_{QB}$ , CMR, PSRR,  $t_{PD+}$  and  $t_{PD-}$  apply over the full  $V_{CM}$  range and for  $\pm 5\%$  supply voltages. The  $\mu$ A685 is designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.
3. Guaranteed, but not tested in production.
4. Refer to Internal Power Dissipation in Absolute Maximum Rating Table.


**Typical Performance Curves**  $T_A = 25^\circ\text{C}$ ,  $V+ = 6.0 \text{ V}$ ,  $V- = -5.2 \text{ V}$ ,  $V_T = -2.0 \text{ V}$ ,  $R_L = 50 \Omega$ , and switching characteristics are for  $V_{in} = 100 \text{ mV}$ ,  $V_{OD} = 5.0 \text{ mV}$ , unless otherwise specified.

**Response for Various Load Resistances**




PC06610F

**Response for Various Load Resistances**




PC06620F

**Propagation Delay vs Load Resistance**




PC06631F

**Propagation Delay vs Negative Supply Voltage**




PC06641F

**Propagation Delay vs Common Mode Voltage**




PC06651F

**Response to 100 MHz Sine Wave**




PC06640F

**Common Mode Limits vs Temperature**




PC06550F

**Negative Common Mode Limit vs Negative Supply Voltage**



PC06560F


**Positive Common Mode Limit vs Positive Supply Voltage**



PC06570F


**Typical Performance Curves (Cont.)**  $T_A = 25^\circ\text{C}$ ,  $V+ = 6.0 \text{ V}$ ,  $V- = -5.2 \text{ V}$ ,  $V_T = -2.0 \text{ V}$ ,  $R_L = 50 \Omega$ , and switching characteristics are for  $V_{in} = 100 \text{ mV}$ ,  $V_{OD} = 5.0 \text{ mV}$ , unless otherwise specified.

**Output Levels vs Temperature**




PC06440F

**Output Levels vs Negative Supply Voltage**




PC06450F

**Output Levels vs DC Loading**




PC06460F

**Supply Currents vs Temperature**




PC06470F

**Supply Currents vs Negative Supply Voltage**




PC06480F

**Supply Currents vs Positive Supply Voltage**




PC06490F

**Input Bias Current vs Temperature**




PC06500F

**Input Bias Current vs Negative Supply Voltage**



PC06510F


**Input Bias Current vs Common Mode Voltage**



PC06520F



**Typical Performance Curves** (Cont.)  $T_A = 25^\circ\text{C}$ ,  $V+ = 6.0$  V,  $V- = -5.2$  V,  $V_T = -2.0$  V,  $R_L = 50 \Omega$ , and switching characteristics are for  $V_{in} = 100$  mV,  $V_{OD} = 5.0$  mV, unless otherwise specified.

**Input Current vs  
Differential Input Voltage**





**Typical Applications ( $T_A = 25^\circ\text{C}$ )**

**High Speed Window Detector**




### Typical Applications (Cont.)

#### High Speed Sampling



8

#### Measurement Of Propagation Delay



Propagation delays  $t_{PD+}$  ( $\bar{Q}$  output) and  $t_{PD-}$  ( $Q$  output) are measured with input signal conditions of a 100 mV step with an overdrive of 5.0 mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). Offset is compensated for by adjusting  $V_I$  until outputs are in the linear region while the Pulse Generator is disconnected.  $V_I$  is then increased in the positive direction so inverting input changes by 5.0 mV, i.e. the overdrive condition. Propagation delays are then measured with actual input pulse condition of +105 mV to 0 V swing, with a  $t_{PD+}$  or  $t_{PD-}$  reading taken between the +5.0 mV level of the input pulse and the 50% point of the outputs.

#### Thermal Considerations

To achieve the high speed of the  $\mu$ A685, a certain amount of power must be dissipated as heat. This in-


creases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the  $\mu$ A685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc. provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the  $\mu$ A685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.

## Interconnection Techniques

All high speed ECL circuits require that special precautions be taken for optimum system performance. The μA685 is particularly critical because it features very high gain (60 dB) at very high frequencies (100 MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For

longer lengths, the printed circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150 Ω. Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0 V, but a Thevenin equivalent to V- can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be decoupled with RF capacitors connected to the ground plane as close to the device supply leads as possible.

## Timing Diagram



Key To Timing Diagram

WAVEFORM	INPUTS	OUTPUTS
—	MUST BE STEADY	WILL BE STEADY
/ \	MAY CHANGE FROM HTOL	WILL BE CHANGING FROM HTOL
/ \ / \	MAY CHANGE FROM LTOH	WILL BE CHANGING FROM LTOH
X X X X	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN

CR02182F

### Note

The set up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signal changes occurring before  $t_s$  will be detected and held; those occurring after  $t_h$  will not be detected. Changes between  $t_s$  and  $t_h$  may or may not be detected.

## Definition Of Terms

**$V_{IO}$**  **Input Offset Voltage** — That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.

**$\Delta V_{IO}/\Delta T$**  **Average Temperature Coefficient Of Input Offset Voltage** — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.

**$I_{IO}$**  **Input Offset Current** — The difference between the currents into the two input terminals when there is zero voltage between the two outputs.

**$I_{IB}$**  **Input Bias Current** — The average of the two input currents.

- $R_I$**  **Input Resistance** — The resistance looking into either input terminal with the other grounded.
- $C_I$**  **Input Capacitance** — The capacitance looking into either input terminal with the other grounded.
- $V_{CM}$**  **Common Mode Voltage Range** — The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMR** **Common Mode Rejection** — The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- PSRR** **Power Supply Rejection Ratio** — The ratio of the change in input offset voltage to the change in power supply voltages producing it.
- $V_{OH}$**  **Output Voltage HIGH** — The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.

**V<sub>OL</sub>**    **Output Voltage LOW** — The logic LOW output voltage with an external pull-down resistor returned to a negative supply.

**I<sub>+</sub>**    **Positive Supply Current** — The current required from the positive supply to operate the comparator.

**I<sub>-</sub>**    **Negative Supply Current** — The current required from the negative supply to operate the comparator.

**P<sub>c</sub>**    **Power Consumption** — The power dissipated by the comparator with both outputs terminated in 50  $\Omega$  to -2.0 V.

#### Switching Terms (see Timing Diagram)

**t<sub>PD+</sub>**    **Input To Output HIGH Delay** — The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.

**t<sub>PD-</sub>**    **Input To Output LOW Delay** — The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.

**t<sub>PD+(E)</sub>**    **Latch Enable To Output HIGH Delay** — The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.

**t<sub>PD-(E)</sub>**    **Latch Enable To Output LOW Delay** — The propagation delay measured from the 50% point of the Latch Enable signal HIGH to LOW transition to the 50% point of an output HIGH to LOW transition.

**t<sub>s</sub>**    **Minimum Set up Time** — The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.

**t<sub>h</sub>**    **Minimum Hold Time** — The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.

**t<sub>pw(E)</sub>**    **Minimum Latch Enable Pulse Width** — The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

#### Other Symbols

T<sub>A</sub>    Ambient temperature      V<sub>T</sub>    Output load terminating voltage

R<sub>S</sub>    Input source resistance      R<sub>L</sub>    Output load resistance

V<sub>CC</sub>    Supply voltages      V<sub>in</sub>    Input pulse amplitude

V<sub>+</sub>    Positive supply voltage      V<sub>OD</sub>    Input overdrive

V<sub>-</sub>    Negative supply voltage      f    Frequency

# $\mu$ A687 • $\mu$ A687A

## Dual Voltage Comparators

### Linear Division Comparators

#### Description

The  $\mu$ A687 and  $\mu$ A687A are fast dual voltage comparators manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (8.0 ns) with excellent matching characteristics. These comparators have differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capabilities are adequate for driving terminated 50  $\Omega$  transmission lines. The low input offsets and short delays make these comparators especially suitable for high speed precision analog to digital processing.

Separate latch functions are provided to allow each comparator to be independently used in a sample and hold mode. The latch function inputs are designed to be driven from the complementary outputs of a standard ECL gate. If latch enable is HIGH and latch enable is LOW, the comparator functions normally. When latch enable is driven LOW and latch enable is driven HIGH, the comparator outputs are locked in their existing logical states. Should the latch function not be used, latch enable must be connected to ground.

The  $\mu$ A687 and  $\mu$ A687A are lead compatible with the AM687.

- 8.0 ns Maximum Propagation Delay At 5 mV Overdrive
- Complementary ECL Outputs
- 50  $\Omega$  Line Driving Capability

#### Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

Operating Temperature Range

Extended ( $\mu$ A687M/AM)	-55°C to +125°C
Industrial ( $\mu$ A687V/AV)	-30°C to +85°C

Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Positive Supply Voltage

+7.0 V

Negative Supply Voltage

-7.0 V

Input Voltage

$\pm$  4.0 V

Differential Input Voltage

$\pm$  6.0 V

Output Current

30 mA

Minimum Operating Voltage

(V+ to V-) 9.7 V

#### Notes


1.  $T_J$  Max = 150°C for the Molded DIP and 175°C for the Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

#### Connection Diagram

##### 16-Lead DIP

##### (Top View)



CD00992F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A687DM	6B	Ceramic DIP
$\mu$ A687DV	6B	Ceramic DIP
$\mu$ A687PV	9B	Molded DIP
$\mu$ A687ADM	6B	Ceramic DIP
$\mu$ A687ADV	6B	Ceramic DIP
$\mu$ A687APV	9B	Molded DIP

# **$\mu$ A687 • $\mu$ A687A**

## **$\mu$ A687/AV, $\mu$ A687AM**

**Electrical Characteristics** Over the recommended operating temperature and supply voltage ranges, unless otherwise specified.

### **DC Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition<sup>1</sup></b>	<b><math>\mu</math>A687/AV</b>		<b><math>\mu</math>A687/AM</b>		<b>Units</b>
			<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$V_{IO}$	Input Offset Voltage	$R_S \leq 100 \Omega, T_A = 25^\circ C$	-3.0	+3.0	-2.0	+2.0	<b>mV</b>
		$R_S \leq 100 \Omega$	-3.5	+3.5	-3.0	+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage <sup>2</sup>	$R_S \leq 100 \Omega$	-10	+10	-10	+10	<b><math>\mu</math>V/<math>^\circ</math>C</b>
$I_{IO}$	Input Offset Current <sup>2</sup>	$25^\circ C \leq T_A \leq T_A \text{ Max}$	-1.0	+1.0	-1.0	+1.0	<b><math>\mu</math>A</b>
		$T_A = T_A \text{ Min}$	-1.3	+1.3	-1.6	+1.6	
$I_{IB}$	Input Bias Current	$25^\circ C \leq T_A \leq T_A \text{ Max}$		10		10	<b><math>\mu</math>A</b>
		$T_A = T_A \text{ Min}$		13		16	
$V_{CM}$	Common Mode Voltage Range		-3.3	+2.7	-3.3	+2.7	<b>V</b>
CMR	Common Mode Rejection	$R_S \leq 100 \Omega, -3.3 \leq V_{CM} \leq +2.7 V$	80		80		<b>dB</b>
PSRR	Power Supply Rejection Ratio	$R_S \leq 100 \Omega, \Delta V_S = \pm 5\%$	70		70		<b>dB</b>
$V_{OH}$	Output Voltage HIGH	$T_A = 25^\circ C$	-0.960	-0.810	-0.960	-0.810	<b>V</b>
		$T_A = T_A \text{ Min}$	-1.060	-0.890	-1.100	-0.920	
		$T_A = T_A \text{ Max}$	-0.890	-0.700	-0.850	-0.620	
$V_{OL}$	Output Voltage LOW	$T_A = 25^\circ C$	-1.850	-1.650	-1.850	-1.650	<b>V</b>
		$T_A = T_A \text{ Min}$	-1.890	-1.675	-1.910	-1.690	
		$T_A = T_A \text{ Max}$	-1.825	-1.625	-1.810	-1.575	
$I_+$	Positive Supply Current			35		32	<b>mA</b>
$I_-$	Negative Supply Current			48		44	<b>mA</b>
$P_C$	Power Consumption			485		450	<b>mW</b>

### **Switching Characteristics** $V_{in} = 100 \text{ mV}, V_{OD} = 5.0 \text{ mV}$

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition<sup>1</sup></b>	<b><math>\mu</math>A687/AV</b>		<b><math>\mu</math>A687/AM</b>		<b>Units</b>
			<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$t_{PD}$	Propagation Delay ( $\mu$ A687A) <sup>2</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ C$		8.0		8.0	<b>ns</b>
		$T_A = T_A \text{ Max}$		10		12.5	
$t_{PD}$	Propagation Delay ( $\mu$ A687) <sup>2</sup>	$T_A \text{ Min} \leq T_A \leq 25^\circ C$		10		10	<b>ns</b>
		$T_A = T_A \text{ Max}$		14		20	
$t_S$	Minimum Latch Set Up Time <sup>2</sup>	$T_A = 25^\circ C$		4.0		4.0	<b>ns</b>

#### **Notes**

- Unless otherwise specified  $V_+ = +5.0 \text{ V}, V_- = -5.2 \text{ V}, V_T = -2.0 \text{ V}$ , and  $R_L = 50 \Omega$ ; all switching characteristics are for a 100 mV input step with 5.0 mV overdrive. The specifications given for  $V_{IO}$ ,  $I_{IO}$ ,  $I_{IB}$ , CMR, PSRR,  $t_{PD+}$  and  $t_{PD-}$  apply over the full  $V_{CM}$  range and for  $\pm 5\%$  supply

voltages. The  $\mu$ A687 and  $\mu$ A687A are designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.

- Guaranteed, but not tested in production.

# $\mu$ A710

## High Speed Differential Comparator

Linear Division Comparators

**Description**

The  $\mu$ A710 is a high speed differential voltage comparator intended for applications requiring high accuracy and fast response times. It is constructed on a single silicon chip using the Fairchild Planar Epitaxial process. The device is useful as a variable threshold Schmitt trigger, a pulse-height discriminator, a voltage comparator in high-speed A/D converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms.

- 5.0 mV Maximum Offset Voltage
- 5.0  $\mu$ A Maximum Offset Current
- 1000 Minimum Voltage Gain
- 20  $\mu$ V/ $^{\circ}$ C Maximum Offset Voltage Drift

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A710M)	-55°C to +125°C
Commercial ( $\mu$ A710C)	0°C to 70°C

## Lead Temperature


Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can	1.00 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
Positive Supply Voltage	+14.0 V
Negative Supply Voltage	-7.0 V
Peak Output Current	10 mA
Differential Input Voltage	$\pm$ 5.0 V
Input Voltage	$\pm$ 7.0 V

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/ $^{\circ}$ C, the 14L-Ceramic DIP at 9.1 mW/ $^{\circ}$ C, and the 14L-Molded DIP at 8.3 mW/ $^{\circ}$ C.


**Connection Diagram  
8-Lead Metal Package  
(Top View)**


CD01030F

Lead 4 connected to case

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A710HM	5W	Metal
$\mu$ A710HC	5W	Metal


**Connection Diagram  
14-Lead DIP  
(Top View)**


CD01040F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A710DM	6A	Ceramic DIP
$\mu$ A710DC	6A	Ceramic DIP
$\mu$ A710PC	9A	Molded DIP

**Equivalent Circuit**



# **$\mu$ A710**

## **$\mu$ A710**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12 \text{ V}$ ,  $V- = -6.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 200 \Omega$		0.6	2.0	mV
$I_{IO}$	Input Offset Current			0.75	3.0	$\mu\text{A}$
$I_{IB}$	Input Bias Current			13	20	$\mu\text{A}$
$Av_s$	Large Signal Voltage Gain		1250	1700		V/V
$R_O$	Output Resistance			200		$\Omega$
$I_{OL}$	Output Sink Current	$\Delta V_I \geq 5.0 \text{ mV}$ , $V_O = 0 \text{ V}$	2.0	2.5		mA
$t_{PD}$	Response Time <sup>2</sup>			40		ns

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage	$R_S \leq 200 \Omega$			3.0	mV
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$		3.5	10	$\mu\text{V}/^\circ\text{C}$
		$R_S = 50 \Omega$ , $T_A = +25^\circ\text{C}$ to $-55^\circ\text{C}$		2.7	10	
$I_{IO}$	Input Offset Current	$T_A = +125^\circ\text{C}$		0.25	3.0	$\mu\text{A}$
		$T_A = -55^\circ\text{C}$		1.8	7.0	
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$		5.0	25	$\text{nA}/^\circ\text{C}$
		$T_A = +25^\circ\text{C}$ to $-55^\circ\text{C}$		15	75	
$I_{IB}$	Input Bias Current	$T_A = -55^\circ\text{C}$		27	45	$\mu\text{A}$
$V_{IR}$	Input Voltage Range	$V- = -7.0 \text{ V}$	$\pm 5.0$			V
CMR	Common Mode Rejection	$R_S \leq 200 \Omega$	80	100		dB
$V_{IDR}$	Differential Input Voltage Range		$\pm 5.0$			V
$Av_s$	Large Signal Voltage Gain		1000			V/V
$V_{OH}$	Output Voltage HIGH	$\Delta V_I \geq 5.0 \text{ mV}$ , $0 \text{ mA} \leq I_{OH} \leq 5.0 \text{ mA}$	2.5	3.2	4.0	V
$V_{OL}$	Output Voltage LOW	$\Delta V_I \geq 5.0 \text{ mV}$	-1.0	-0.5	0	V
$I_{OL}$	Output Sink Current	$T_A = +125^\circ\text{C}$ , $\Delta V_I \geq 5.0 \text{ mV}$ , $V_O = \text{GND}$	0.5	1.7		mA
		$T_A = -55^\circ\text{C}$ , $\Delta V_I \geq 5.0 \text{ mV}$ , $V_O = \text{GND}$	1.0	2.3		
$I_+$	Positive Supply Current	$V_O = \text{GND}$		5.2	9.0	mA
$I_-$	Negative Supply Current	$V_O = \text{GND}$ , Inverting Input = 5.0 mV		4.6	7.0	mA
$P_c$	Power Consumption	$V_O = \text{GND}$ , Inverting Input = 10 mV		90	150	mW

**$\mu$ A710C**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12\text{ V}$ ,  $V- = -6.0\text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 200\ \Omega$		1.6	5.0	mV
$I_{IO}$	Input Offset Current			1.8	5.0	$\mu\text{A}$
$I_{IB}$	Input Bias Current			16	25	$\mu\text{A}$
$A_{VS}$	Large Signal Voltage Gain		1000	1500		V/V
$R_O$	Output Resistance			200		$\Omega$
$I_{OL}$	Output Sink Current	$\Delta V_I \geq 5.0\text{ mV}$ , $V_O = 0\text{ V}$	1.6	2.5		mA
$t_{PD}$	Response Time <sup>2</sup>			40		ns

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$


$V_{IO}$	Input Offset Voltage	$R_S \leq 200\ \Omega$			6.5	mV
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50\ \Omega$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$		5.0	20	$\mu\text{V}/^\circ\text{C}$
$I_{IO}$	Input Offset Current				7.5	$\mu\text{A}$
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	$T_A = 25^\circ\text{C}$ to $70^\circ\text{C}$		15	50	$\text{nA}/^\circ\text{C}$
		$T_A = 25^\circ\text{C}$ to $0^\circ\text{C}$		24	100	
$I_{IB}$	Input Bias Current	$T_A = 0^\circ\text{C}$		25	40	$\mu\text{A}$
$V_{IR}$	Input Voltage Range	$V- = -7.0\text{ V}$	$\pm 5.0$			V
CMR	Common Mode Rejection	$R_S \leq 200\ \Omega$	70	98		dB
$V_{IDR}$	Differential Input Voltage Range		$\pm 5.0$			V
$A_{VS}$	Large Signal Voltage Gain		800			V/V
$V_{OH}$	Output Voltage HIGH	$\Delta V_I \geq 5.0\text{ mV}$ , $0\text{ mA} \leq I_{OH} \leq 5.0\text{ mA}$	2.5	3.2	4.0	V
$V_{OL}$	Output Voltage LOW	$\Delta V_I \geq 5.0\text{ mV}$	-1.0	-0.5	0	V
$I_{OL}$	Output Sink Current	$\Delta V_I \geq 5.0\text{ mV}$ , $V_O = \text{GND}$	0.5			mA
$I_+$	Positive Supply Current	$V_O = \text{GND}$		5.2	9.0	mA
$I_-$	Negative Supply Current	$V_O = \text{GND}$ , Inverting Input = $5.0\text{ mV}$		4.6	7.0	mA
$P_c$	Power Consumption	$V_O = \text{GND}$ , Inverting Input = $10\text{ mV}$		90	150	mW

**Notes**


1. The input offset voltage and input offset current are specified for a logic threshold voltage as follows: For  $\mu$ A710, 1.8 V at  $-55^\circ\text{C}$ , 1.4 V at  $+25^\circ\text{C}$ , 1.0 V at  $+125^\circ\text{C}$ . For  $\mu$ A710C, 1.5 V at  $0^\circ\text{C}$ , 1.4 V at  $25^\circ\text{C}$ , and 1.2 V at  $70^\circ\text{C}$ .
2. The response time specified is for a 100 mV input step with 5.0 mV overdrive.

**Typical Performance Curves for  $\mu$ A710**


**Voltage Transfer Characteristic**




**Input Bias Current vs Temperature**




**Power Consumption vs Temperature**




**Voltage Gain vs Temperature**




**Voltage Gain vs Supply Voltages**




**Input Offset Current vs Temperature**




**Common Mode Rejection Ratio vs Temperature**



**Output Sink Current vs Temperature**




**Output Voltage Levels vs Temperature**




**Typical Performance Curves for μA710 (Cont.)**


**Response Time for Various Input Overdrives**



**Response Time for Various Input Overdrives**




**Common Mode Pulse Response**




8

**Typical Performance Curves for μA710C**


**Voltage Transfer Characteristic**




**Voltage Gain vs Ambient Temperature**




**Voltage Gain vs Supply Voltages**




**Input Bias Current vs Temperature**



**Input Offset Current vs Temperature**




**Common Mode Rejection Ratio vs Temperature**




**Typical Performance Curves for  $\mu$ A710C (Cont.)**

**Power Consumption vs Temperature**




PC07170F

**Output Sink Current vs Temperature**




PC07180F

**Output Voltage Levels vs Temperature**




PC07190F

**Response Time for Various Input Overdrives**




PC07070F

**Response Time for Various Input Overdrives**



PC07081F

**Common Mode Pulse Response**



PC07090F

# $\mu$ A711

## Dual High Speed Differential Comparator

### Linear Division Comparators

#### Description

The  $\mu$ A711 is a dual high speed differential comparator featuring high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms. When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided, and pulse stretching on the output is easily accomplished. Other applications of the dual comparator include a window discriminator in pulse height detectors and a double ended limit detector for automatic Go/No-Go test equipment. The  $\mu$ A711, which is similar to the  $\mu$ A710 differential comparator, is constructed using the Fairchild Planar Epitaxial process.

- Fast Response Time — 40 ns Typical
- 5.0 mV Maximum Offset Voltage
- 10  $\mu$ A Maximum Offset Current
- Independent Comparator Strobing

#### Absolute Maximum Ratings

##### Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

##### Operating Temperature Range

Extended ( $\mu$ A711M)	-55°C to +125°C
Commercial ( $\mu$ A711C)	0°C to 70°C

##### Lead Temperature

Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

##### Internal Power Dissipation<sup>1, 2</sup>


10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
Positive Supply Voltage	+14 V
Negative Supply Voltage	-7.0 V
Peak Output Current	50 mA
Differential Input Voltage	$\pm 5.0$ V
Input Voltage	$\pm 7.0$ V
Strobe Voltage	0 V to +6.0 V

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 14L-Ceramic DIP at 9.1 mW°C, and the 14L-Molded DIP at 8.3 mW°C.

#### Connection Diagram

##### 10-Lead Metal Package (Top View)



CD01050F

Lead 5 connected to case


8

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A711HM	5X	Metal
$\mu$ A711HC	5X	Metal

#### Connection Diagram

##### 14-Lead DIP (Top View)




CD01061F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A711DM	6A	Ceramic DIP
$\mu$ A711DC	6A	Ceramic DIP
$\mu$ A711PC	9A	Molded DIP

**Equivalent Circuit**



EQ00410F

**$\mu$ A711**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12\text{ V}$ ,  $V- = -6.0\text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$V_O = 1.4\text{ V}$ , $R_S \leq 200\ \Omega$ , $V_{CM} = 0\text{ V}$		1.0	3.5	mV
		$V_O = 1.4\text{ V}$ , $R_S \leq 200\ \Omega$		1.0	5.0	
$I_{IO}$	Input Offset Current	$V_O = 1.4\text{ V}$		0.5	10.0	$\mu\text{A}$
$I_{IB}$	Input Bias Current			25	75	$\mu\text{A}$
$AV_S$	Large Signal Voltage Gain		750	1500		V/V
$t_{PD}$	Response Time <sup>1</sup>			40		ns
$t_{STRL}$	Strobe Release Time			12		ns
$V_{IR}$	Input Voltage Range	$V- = -7.0\text{ V}$	$\pm 5.0$			V
$V_{IDR}$	Differential Input Voltage Range		$\pm 5.0$			V
$R_O$	Output Resistance			200		$\Omega$
$V_{OH}$	Output Voltage HIGH	$V_I \geq 10\text{ mV}$		4.5	5.0	V
$V_{OL}$	Loaded Output Voltage HIGH	$V_I \geq 10\text{ mV}$ , $I_{OH} = 5.0\text{ mA}$	2.5	3.5		V
$V_{OL}$	Output Voltage LOW	$V_I \geq 10\text{ mV}$	-1.0	-0.5	0	V
$V_{O(ST)}$	Strobed Output Level	$V_{ST} \leq 0.3\text{ V}$	-1.0		0	V

# μA711

**μA711 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12 \text{ V}$ ,  $V- = -6.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{OL}$	Output Sink Current	$V_I \geq 10 \text{ mV}$ , $V_O \geq 0 \text{ V}$	0.5	0.8		mA
$I_{O(ST)}$	Strobe Current	$V_{ST} = 100 \text{ mV}$		1.2	2.5	mA
$I_+$	Positive Supply Current	$V_O = \text{GND}$ , Inverting Input = 5.0 mV		8.6		mA
$I_-$	Negative Supply Current	$V_O = \text{GND}$ , Inverting Input = 5.0 mV		3.9		mA
$P_c$	Power Consumption			130	200	mW

The following specifications apply for  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 200 \Omega$ , $V_{CM} = 0 \text{ V}$			4.5	mV
		$R_S \leq 200 \Omega$			6.0	mV
$I_{IO}$	Input Offset Current				20	μA
$I_{IB}$	Input Bias Current				150	μA
$\Delta V_{IO}/\Delta T$	Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
$A_{VS}$	Large Signal Voltage Gain		500			V/V

8

## μA711C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12 \text{ V}$ ,  $V- = -6.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$V_O = +1.4 \text{ V}$ , $R_S \leq 200 \Omega$ , $V_{CM} = 0 \text{ V}$		1.0	5.0	mV
		$V_O = +1.4 \text{ V}$ , $R_S \leq 200 \Omega$		1.0	7.5	mV
$I_{IO}$	Input Offset Current	$V_O = +1.4 \text{ V}$		0.5	15	μA
$I_{IB}$	Input Bias Current			25	100	μA
$A_{VS}$	Large Signal Voltage Gain		700	1500		V/V
$t_{PD}$	Response Time <sup>1</sup>			40		ns
$t_{STRL}$	Strobe Release Time			12		ns
$V_{IR}$	Input Voltage Range	$V- = -7.0 \text{ V}$	± 5.0			V
$V_{IDR}$	Differential Input Voltage Range		± 5.0			V
$R_O$	Output Resistance			200		Ω
$V_{OH}$	Output Voltage HIGH	$V_I \geq 10 \text{ mV}$		4.5	5.0	V
$V_{OH}$	Loaded Output Voltage HIGH	$V_I \geq 10 \text{ mV}$ , $I_{OH} = 5.0 \text{ mA}$	2.5	3.5		V
$V_{OL}$	Output Voltage LOW	$V_I \geq 10 \text{ mV}$	-1.0	-0.5	0	V
$V_{O(ST)}$	Strobed Output Level	$V_{ST} \leq 0.3 \text{ V}$	-1.0		0	V
$I_{OL}$	Output Sink Current	$V_I \geq 10 \text{ mV}$ , $V_O \geq \text{GND}$	0.5	0.8		mA
$I_{O(ST)}$	Strobe Current	$V_{ST} = 100 \text{ mV}$		1.2	2.5	mA
$I_+$	Positive Supply Current	$V_O = \text{GND}$ , Inverting Input = 10 mV		8.6		mA

**$\mu$ A711C (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 12 \text{ V}$ ,  $V- = -6.0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ	Max	Unit
$I_-$	Negative Supply Current	$V_O = \text{GND}$ , Inverting Input = 10 mV		3.9		mA
$P_c$	Power Consumption			130	230	mW
The following specifications apply for $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$						
$V_{IO}$	Input Offset Voltage <sup>2</sup>	$R_S \leq 200 \Omega$ , $V_{CM} = 0 \text{ V}$			6.0	mV
		$R_S \leq 200 \Omega$			10	mV
$I_{IO}$	Input Offset Current				25	$\mu\text{A}$
$I_{IB}$	Input Bias Current				150	$\mu\text{A}$
$\Delta V_{IO}/\Delta T$	Temperature Coefficient of Input Offset Voltage			5.0		$\mu\text{V}/^\circ\text{C}$
$A_Vs$	Large Signal Voltage Gain		500			V/V

**Notes**

1. The response time specified is for a 100 mV step input with 5.0 mV overdrive.


2. The input offset voltage is specified for a logic threshold as follows:

$\mu$ A711: 1.8 V at  $-55^\circ\text{C}$ , 1.4 V at  $+25^\circ\text{C}$ , 1.0 V at  $+125^\circ\text{C}$


$\mu$ A711C: 1.5 V at  $0^\circ\text{C}$ , 1.4 V at  $25^\circ\text{C}$ , 1.2 V at  $70^\circ\text{C}$

## Typical Performance Curves


**Voltage Transfer  
Characteristic  $\mu$ A711**



**Voltage Transfer  
Characteristic  $\mu$ A711C**




**Response Time for  
Various Input Overdrives**




**Typical Performance Curves (Cont.)**

**Voltage Gain vs  
Temperature**




P07230F

**Voltage Gain vs  
Supply Voltages**



PC07240F


**Output Pulse Stretching  
With Capacitive Loading**



PC07250F


8

**Common Mode Pulse Response**




PC07260F

**Input Bias Current vs  
Temperature**




PC07270F

**Strobe Release Time for  
Various Input Overdrives**



PC07280F

**Power Consumption vs  
Temperature**



PC07290F

# **$\mu$ A760**

## **High Speed Differential Comparator**

Linear Division Comparators


### Description

The  $\mu$ A760 is a differential voltage comparator offering considerable speed improvement over the  $\mu$ A710 family and operates from symmetric supplies of  $\pm 4.5$  V to  $\pm 6.5$  V. The  $\mu$ A760 can be used in high speed analog-to-digital conversion systems and as a zero crossing detector in disc file and tape amplifiers. The  $\mu$ A760 output features balanced rise and fall times for minimum skew and close matching between the complementary outputs. The outputs are TTL compatible with a minimum sink capability of two gate loads.

- Guaranteed High Speed — 25 ns Max
- Guaranteed Delay Matching On Both Outputs
- Complementary TTL Compatible Outputs
- High Sensitivity
- Standard Supply Voltages

### Connection Diagram

14-Lead DIP  
(Top View)




GD01080F

### Order Information

Device Code	Package Code	Package Description
$\mu$ A760DM	6A	Ceramic DIP
$\mu$ A760DC	6A	Ceramic DIP

### Connection Diagram 8-Lead Metal Package (Top View)



CD01070F


Lead 4 connected to case

### Order Information

Device Code	Package Code	Package Description
$\mu$ A760HM	5W	Metal
$\mu$ A760HC	5W	Metal

### Connection Diagram

8-Lead DIP  
(Top View)



CD01090F

### Order Information

Device Code	Package Code	Package Description
$\mu$ A760RM	6T	Ceramic DIP
$\mu$ A760RC	6T	Ceramic DIP

### Absolute Maximum Ratings

Storage Temperature Range

Metal Can and Ceramic DIP

Molded DIP

Operating Temperature Range

Extended ( $\mu$ A760M)

Commercial ( $\mu$ A760C)

Lead Temperature

Metal Can and Ceramic DIP

(soldering, 60 s)

Molded DIP (soldering, 10 s)

-65°C to +175°C

-65°C to +150°C

-55°C to +125°C

0°C to 70°C

300°C

265°C

### Internal Power Dissipation<sup>1, 2</sup>

8L-Metal Can

1.00 W

14L-Ceramic DIP

1.36 W

8L-Ceramic DIP

1.30 W

Positive Supply Voltage

+8.0 V

Negative Supply Voltage

-8.0 V

Peak Output Current

10 mA

Differential Input Voltage

$\pm 5.0$  V

Input Voltage


$V_+ \geq V_I \geq V_-$

### Notes

1.  $T_J$  Max = 175°C.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, and the 8L-Ceramic DIP at 8.7 mW/°C.

### Equivalent Circuit



EQ00420F

# $\mu$ A760

## $\mu$ A760

**Electrical Characteristics**  $V_{CC} = \pm 4.5$  V to  $\pm 6.5$  V,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $T_A = 25^\circ\text{C}$  for typical figures, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 200 \Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current			0.5	7.5	$\mu\text{A}$
$I_{IB}$	Input Bias Current			8.0	60	$\mu\text{A}$
$R_O$	Output Resistance (either output)	$V_O = V_{OH}$		100		$\Omega$
$t_{PD}$	Response Time	$T_A = 25^\circ\text{C}^1$		18	30	ns
		$T_A = 25^\circ\text{C}^2$			25	
		(Note 3)			16	
$\Delta t_{PD}$	Response Time Difference between Outputs <sup>1</sup> $(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } -V_{I2})$	$T_A = 25^\circ\text{C}$			5.0	ns
	$(t_{PD} \text{ of } +V_{I2}) - (t_{PD} \text{ of } -V_{I1})$	$T_A = 25^\circ\text{C}$			5.0	
	$(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } +V_{I2})$	$T_A = 25^\circ\text{C}$			7.5	
	$(t_{PD} \text{ of } -V_{I1}) - (t_{PD} \text{ of } -V_{I2})$	$T_A = 25^\circ\text{C}$			7.5	
$R_I$	Input Resistance	$f = 1.0 \text{ MHz}$		12		$k\Omega$
$C_I$	Input Capacitance	$f = 1.0 \text{ MHz}$		8.0		pF
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$		3.0		$\mu\text{V}/^\circ\text{C}$
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	$T_A = 25^\circ\text{C}$ to $125^\circ\text{C}$		2.0		$\text{nA}/^\circ\text{C}$
		$T_A = +25^\circ\text{C}$ to $-55^\circ\text{C}$		7.0		
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 6.5$ V	$\pm 4.0$	$\pm 4.5$		V
$V_{IDR}$	Differential Input Voltage Range			$\pm 5.0$		V
$V_{OH}$	Output Voltage HIGH (either output)	$0 \text{ mA} \leq I_{OH} \leq 5.0 \text{ mA}$ $V_{CC} = +5.0 \text{ V}$	2.4	3.2		V
		$I_{OH} = 80 \mu\text{A}$ , $V_{CC} = \pm 4.5 \text{ V}$	2.4	3.0		
$V_{OL}$	Output Voltage LOW (either output)	$I_{OL} = 3.2 \text{ mA}$		0.25	0.4	V
$I_+$	Positive Supply Current	$V_{CC} = \pm 6.5 \text{ V}$		18	32	mA
$I_-$	Negative Supply Current	$V_{CC} = \pm 6.5 \text{ V}$		9.0	16	mA

### Notes

1. Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.
2. Response time measured from the 50% point of a 2.0 V p-p 10 MHz sinusoidal input to the 50% point of the output.
3. Response time measured from the start of a 100 mV input step with 5.0 mV overdrive to the time when the output crosses the logic threshold.

**$\mu$ A760C**

**Electrical Characteristics**  $V_{CC} = \pm 4.5$  V to  $\pm 6.5$  V,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $T_A = 25^\circ\text{C}$  for typical figures, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_{IO}$	Input Offset Voltage	$R_S \leq 200 \Omega$		1.0	6.0	mV
$I_{IO}$	Input Offset Current			0.5	7.5	$\mu\text{A}$
$I_{IB}$	Input Bias Current			8.0	60	$\mu\text{A}$
$R_O$	Output Resistance (either output)	$V_O = V_{OH}$		100		$\Omega$
$t_{PD}$	Response Time	$T_A = 25^\circ\text{C}^1$		18	30	ns
		$T_A = 25^\circ\text{C}^2$			25	
		(Note 3)		16		
$\Delta t_{PD}$	Response Time Difference between Outputs <sup>1</sup> $(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } -V_{I2})$	$T_A = 25^\circ\text{C}$			5.0	ns
	$(t_{PD} \text{ of } +V_{I2}) - (t_{PD} \text{ of } -V_{I1})$	$T_A = 25^\circ\text{C}$			5.0	
	$(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } +V_{I2})$	$T_A = 25^\circ\text{C}$			10	
	$(t_{PD} \text{ of } -V_{I1}) - (t_{PD} \text{ of } -V_{I2})$	$T_A = 25^\circ\text{C}$			10	
$R_I$	Input Resistance	$f = 1.0 \text{ MHz}$		12		$\text{k}\Omega$
$C_I$	Input Capacitance	$f = 1.0 \text{ MHz}$		8.0		$\text{pF}$
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$		3.0		$\mu\text{V}/^\circ\text{C}$
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	$T_A = 25^\circ\text{C}$ to $70^\circ\text{C}$		5.0		$\text{nA}/^\circ\text{C}$
		$T_A = 25^\circ\text{C}$ to $0^\circ\text{C}$		10		
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 6.5$ V	$\pm 4.0$	$\pm 4.5$		V
$V_{IDR}$	Differential Input Voltage Range			$\pm 5.0$		V
$V_{OH}$	Output Voltage HIGH (either output)	$0 \text{ mA} \leq I_{OH} \leq 5.0 \text{ mA}$ $V_{CC} = +5.0 \text{ V}$	2.4	3.2		V
		$I_{OH} = 80 \mu\text{A}$ , $V_{CC} = \pm 4.5$ V	2.5	3.0		
$V_{OL}$	Output Voltage LOW (either output)	$I_{OL} = 3.2 \text{ mA}$		0.25	0.4	V
$I_+$	Positive Supply Current	$V_{CC} = \pm 6.5$ V		18	34	mA
$I_-$	Negative Supply Current	$V_{CC} = \pm 6.5$ V		9.0	16	mA


**Notes**

1. Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.
2. Response time measured from the 50% point of a 2.0 V p-p 10 MHz sinusoidal input to the 50% point of the output.
3. Response time measured from the start of a 100 mV input step with 5.0 mV overdrive to the time when the output crosses the logic threshold.


# $\mu$ A760

## Typical Performance Curves


Response Time for Various Input Overdrives




Response Time for Various Input Overdrives




Response Time vs Input Voltage




Response Time vs Input Voltage




Voltage Transfer Characteristic




Voltage Transfer Characteristic




Voltage Gain vs Supply Voltage



Voltage Gain vs Temperature




Input Bias Current vs Temperature




**Typical Performance Curves (Cont.)**

**Input Offset Current vs Temperature**




PC07390F

**Response Time vs Temperature**




PC07401F

**Output Voltage Levels vs Temperature**




PC07411F

**Rise Time vs Capacitive Load**




PC07420F

**Fall Time vs Capacitive Load**




PC07430F

**Input Bias Current vs Differential Input Voltage**



PC07440F


**Common Mode Range vs Supply Voltage**



PC07450F


**Typical Applications (Note 1)**

**Fast Positive Peak Detector**




CR02420F

**Level Detector with Hysteresis**



CR02440F

**Zero Crossing Detector (Note 2)**




Total delay = 30 ns  
Input frequency = 300 Hz to 3.0 MHz  
Minimum input voltage = 20 mV<sub>p-p</sub>

CR02450F

**Notes**

1. Lead numbers shown are for Metal Package only.
2. All resistor values in ohms.

**Line Receiver With High Common Mode Range**



$$\text{Common mode range} = \pm 4 \times \frac{R_S}{50} \text{ V}$$

$$\text{Differential input sensitivity} = 5 \times \frac{R_S}{50} \text{ mV}$$


P<sub>1</sub> must be adjusted for optimum common mode rejection.

For R<sub>S</sub> = 200 Ω

Common mode range = ±16 V


Sensitivity = 20 mV

**High Speed 3-Bit A/D Converter**



Input voltage range = 3.5 V  
Typical conversion speed = 30 ns

CR02460F



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# $\mu$ A1488

## RS-232C

### Quad Line Driver

Linear Division Interface Products

**Description**

The  $\mu$ A1488 is an EIA RS-232C specified quad line driver. This device is used to interface data terminals with data communications equipment. The  $\mu$ A1488 is a lead-for-lead replacement of the MC1488.

- Current Limited Output —  $\pm 10$  mA Typical
- Power-Off Source Impedance  $300 \Omega$  Minimum
- Simple Slew Rate Control With External Capacitor
- Flexible Operating Supply Range

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14 (soldering, 10 s)	-65°C to +150°C

## Operating Temperature Range

0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

## Supply Voltage

 $\pm 15$  V

## Input Voltage Range


-15 V to +7.0 V

## Output Signal Voltage

 $\pm 15$  V**Note**

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.


2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

**Equivalent Circuit (1/4 of Circuit)**

B000201F

**Connection Diagram**

14-Lead DIP and SO-14 Package  
(Top View)



CD0031F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A1488DC	6A	Ceramic DIP
$\mu$ A1488PC	9A	Molded DIP
$\mu$ A1488SC	KD	Molded Surface Mount

# $\mu$ A1488

$\mu$ A1488

## Electrical Characteristics

**DC Characteristics**  $V_{CC} = \pm 9.0 \text{ V} \pm 1\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Figure	Min	Typ	Max	Unit
$I_{IL}$	Input Current LOW	$V_{IL} = 0 \text{ V}$	1		1.0	1.6	mA
$I_{IH}$	Input Current HIGH	$V_{IH} = 5.0 \text{ V}$	1			10	$\mu\text{A}$
$V_{OH}$	Output Voltage HIGH	$V_{IL} = 0.8 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 9.0 \text{ V}$	2	6.0	7.0		V
		$V_{IL} = 0.8 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 13.2 \text{ V}$		9.0	10.5		
$V_{OL}$	Output Voltage LOW	$V_{IH} = 1.9 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 9.0 \text{ V}$	2	-6.0	-7.0		V
		$V_{IH} = 1.9 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 13.2 \text{ V}$		-9.0	-10.5		
$I_{OS+}$	Positive Output Short Circuit Current <sup>1</sup>	$V_{IL} = 0.8 \text{ V}$	3	-6.0	-10	-12	mA
$I_{OS-}$	Negative Output Short Circuit Current <sup>1</sup>	$V_{IH} = 1.9 \text{ V}$	3	+6.0	+10	+12	mA
$R_O$	Output Resistance	$V_{CC} = 0 \text{ V}$ , $V_O = \pm 2.0 \text{ V}$	4	300			$\Omega$
$I_+$	Positive Supply Current	$R_L = \infty$ $V_{IH} = 1.9 \text{ V}$ , $V+ = 9.0 \text{ V}$	5		15	20	mA
		$V_{IL} = 0.8 \text{ V}$ , $V+ = 9.0 \text{ V}$			4.5	6.0	
		$V_{IH} = 1.9 \text{ V}$ , $V+ = 12 \text{ V}$			19	25	
		$V_{IL} = 0.8 \text{ V}$ , $V+ = 12 \text{ V}$			5.5	7.0	
		$V_{IH} = 1.9 \text{ V}$ , $V+ = 15 \text{ V}$				34	
		$V_{IL} = 0.8 \text{ V}$ , $V+ = 15 \text{ V}$				12	
$I_-$	Negative Supply Current	$R_L = \infty$ $V_{IH} = 1.9 \text{ V}$ , $V- = -9.0 \text{ V}$	5		-13	-17	mA
		$V_{IL} = 0.8 \text{ V}$ , $V- = -9.0 \text{ V}$				-15	
		$V_{IH} = 1.9 \text{ V}$ , $V- = -12 \text{ V}$			-18	-23	
		$V_{IL} = 0.8 \text{ V}$ , $V- = -12 \text{ V}$				-15	
		$V_{IH} = 1.9 \text{ V}$ , $V- = -15 \text{ V}$				-34	
		$V_{IL} = 0.8 \text{ V}$ , $V- = -15 \text{ V}$				-2.5	
$P_C$	Power Consumption	$V_{CC} = \pm 9.0 \text{ V}$				333	mW
		$V_{CC} = \pm 12 \text{ V}$				576	

**AC Characteristics**  $V_{CC} = \pm 9.0 \text{ V} \pm 1\%$ ,  $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time	$R_L = 3.0 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$	6		220	350	ns
					70	175	ns
$t_{PHL}$	Fall Time	$R_L = 3.0 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$	6		70	75	ns
					55	100	ns

### Note


1. Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously.

### Typical Performance Curves


**Transfer Characteristics vs Supply Voltage**




**Output Voltage and Current Limiting Characteristics**




**Short Circuit Output Current vs Temperature**



**Supply Voltage vs Maximum Operating Temperature**




**Output Slew Rate vs Load Capacitance**




## DC Test Circuits


**Figure 1** Input Current




**Figure 2** Output Voltage



**Figure 3** Output Short Circuit Current




**Figure 4** Output Resistance (Power-off)




CR00662F

**Figure 5** Supply Currents




CR00651F

**Figure 6** AC Test Circuit and Voltage Waveforms



CR00671F



$t_r$  and  $t_f$  are measured 10% to 90%

# $\mu$ A1489 • $\mu$ A1489A

## RS-232C

## Quad Line Receivers

Linear Division Interface Products

**Description**

The  $\mu$ A1489 and the  $\mu$ A1489A are EIA RS-232C specified quad line receivers. These devices are used to interface data terminals with data communications equipment. The  $\mu$ A1489 and  $\mu$ A1489A are lead-for-lead replacements of the MC1489 and MC1489A respectively.

- Input Resistance 3.0 k $\Omega$  To 7.0 k $\Omega$
- Input Signal Range  $\pm 30$  V
- Input Threshold Hysteresis Built-In
- Response Control
  - a) Logic Threshold Shifting
  - b) Input Noise Filtering

**Absolute Maximum Ratings**

Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

Operating Temperature Range

0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s)

300°C

Molded DIP and SO-14

(soldering, 10 s)

265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP

1.36 W

14L-Molded DIP

1.04 W

SO-14

0.93 W

Supply Voltage

10 V

Input Voltage Range


 $\pm 30$  V

Output Load Current

20 mA


**Note**1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

**Equivalent Circuit (1/4 of circuit)**

	$\mu$ A1489	$\mu$ A1489A
$R_F$	10 k $\Omega$	2 k $\Omega$

EO000210F

**Connection Diagram****14-Lead DIP and SO-14 Package  
(Top View)**

CD000830F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A1489DC	6A	Ceramic DIP
$\mu$ A1489PC	9A	Molded DIP
$\mu$ A1489SC	KD	Molded Surface Mount
$\mu$ A1489ADC	6A	Ceramic DIP
$\mu$ A1489APC	9A	Molded DIP

**$\mu$ A1489,  $\mu$ A1489A  
Electrical Characteristics**

**DC Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 1.0\%$ , response control lead is open,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.


Symbol	Characteristic	Condition		Figure	Min	Typ	Max	Unit
$I_{IH}$	Input Current HIGH	$V_{IH} = 25 \text{ V}$		1	3.6		8.3	mA
		$V_{IH} = 3.0 \text{ V}$			0.43			
$I_{IL}$	Input Current LOW	$V_{IL} = -25 \text{ V}$		1	-3.6		-8.3	mA
		$V_{IL} = -3.0 \text{ V}$			-0.43			
$V_{TH+}$	Input Turn-on Threshold Voltage	$T_A = 25^\circ\text{C}$ , $V_{OL} \leq 0.45 \text{ V}$		2	1.0		1.5	V
		$\mu\text{A}1489$			1.75	1.95	2.25	
$V_{TH-}$	Input Turn-off Threshold Voltage	$T_A = 25^\circ\text{C}$ , $V_{OH} \geq 2.5 \text{ V}$ , $I_{OH} = -0.5 \text{ mA}$		2	0.75		1.25	V
		$\mu\text{A}1489\text{A}$			0.75	0.8	1.25	
$V_{OH}$	Output Voltage HIGH	$V_{IH} = 0.75 \text{ V}$ , $I_{OH} = -0.5 \text{ mA}$		2	2.6	4.0	5.0	V
		Input Open Circuit, $I_{OH} = -0.5 \text{ mA}$						
$V_{OL}$	Output Voltage LOW	$V_{IL} = 3.0 \text{ V}$ , $I_{OL} = 10 \text{ mA}$		2		0.2	0.45	V
$I_{OS}$	Output Short Circuit Current			3		3.0		mA
$I_{CC}$	Supply Current	$V_{IH} = 5.0 \text{ V}$		4		20	26	mA
$P_C$	Power Consumption	$V_{IH} = 5.0 \text{ V}$		4		100	130	mW

**AC Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 1.0\%$ ,  $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time	$R_L = 3.9 \text{ k}\Omega$	5		25	85	ns
		$R_L = 390 \text{ }\Omega$			25	50	ns
$t_r$	Rise Time	$R_L = 3.9 \text{ k}\Omega$	5		120	175	ns
		$R_L = 390 \text{ }\Omega$			10	20	ns

## Typical Performance Curves


**Input Current vs Input Voltage**




**Input Threshold Voltage vs Temperature**




**Input Threshold Voltage vs Supply Voltage**



**μA1489 Input Threshold Voltage Adjustment**




**μA1489A Input Threshold Voltage Adjustment**




## Test Circuits

**Figure 1 Input Current**




**Figure 2 Output Voltage and Input Threshold Voltage**




**Test Circuits (Cont.)**

**Figure 3 Output Short Circuit Current**




CR01590F

**Figure 4 Supply Current**




CR01610F

**Figure 5 AC Test Circuit and Voltage Waveforms**




CR01621F



CR01631F

**Figure 6 Response Control Node**



CR01641F

**Notes**

1. All diodes FD600 or equivalent.
2.  $C_T = 15 \text{ pF}$  = total parasitic capacitance, which includes probe and jig capacitance.
3.  $t_f$  and  $t_r$  measured 10% to 90%.
4. Capacitor is for noise filtering.
5. Resistor is for threshold shifting.

# $\mu$ A26LS31

## Quad High Speed Differential Line Driver

Linear Division Interface Products

**Description**

The  $\mu$ A26LS31 is a quad differential line driver designed for digital data transmission over balanced lines. The  $\mu$ A26LS31 meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The  $\mu$ A26LS31 features three-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.

The  $\mu$ A26LS31 offers optimum performance when used with the  $\mu$ A26LS32 Quad Differential Line Receiver.

- Output Skew - 2.0 ns Typical
- Input To Output Delay - 12 ns
- Operation From Single +5.0 V Supply
- 16-Lead Ceramic And Molded DIP Package
- Outputs Won't Load Line When  $V_{CC} = 0$  V
- Four Line Drivers In One Package For Maximum Package Density
- Output Short Circuit Protection
- Complementary Outputs
- Meets The Requirements Of EIA Standard RS-422
- High Output Drive Capability For  $100 \Omega$  Terminated Transmission Lines

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

	0°C to +70°C
--	--------------

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Supply Voltage<sup>3</sup>


Input Voltage	7.0 V
Output Voltage	5.5 V

**Notes**

1.  $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP, and  $175^\circ\text{C}$  for the Ceramic DIP.
2. Ratings apply to ambient temperatures at  $25^\circ\text{C}$ . Above this temperature, derate the 16L-Ceramic DIP at  $10 \text{ mW}/^\circ\text{C}$ , and the 16L-Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ .
3. All voltages are with respect to network ground terminals.

**Connection Diagram**

16-Lead DIP  
(Top View)



CD0217R

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A26LS31DC	7B	Ceramic DIP
$\mu$ A26LS31PC	9B	Molded DIP

**Function Table (Each Driver)**


Input	Enable	Outputs	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (off)

**Logic Symbol**

AF00160F

# $\mu$ A26LS31

## $\mu$ A26LS31

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $4.75 \text{ V} \leq V_{CC} \leq 5.25 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
$V_{OH}$	Output Voltage HIGH	$V_{CC} = \text{Min}$ ,	$I_{OH} = -20 \text{ mA}$	2.5	3.2		V
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ ,	$I_{OL} = 20 \text{ mA}$		0.32	0.5	V
$V_{IH}$	Input Voltage HIGH	$V_{CC} = \text{Min}$		2.0			V
$V_{IL}$	Input Voltage LOW	$V_{CC} = \text{Max}$				0.8	V
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ ,	$V_I = 0.4 \text{ V}$		-0.20	-0.36	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ ,	$V_I = 2.7 \text{ V}$		0.5	20	$\mu\text{A}$
$I_{IR}$	Input Reverse Current	$V_{CC} = \text{Max}$ ,	$V_I = 7.0 \text{ V}$		0.001	0.1	mA
$I_{OZ}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max}$	$V_O = 2.5 \text{ V}$		0.5	20	$\mu\text{A}$
			$V_O = 0.5 \text{ V}$		0.5	-20	
$V_{IC}$	Input Clamp Voltage	$V_{CC} = \text{Min}$ ,	$I_I = -18 \text{ mA}$		-0.8	-1.5	V
$I_{OS}$	Output Short Circuit	$V_{CC} = \text{Max}$		-30	-60	-150	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ , All Outputs Disabled			60	80	mA
$t_{PLH}$	Input to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , Load = Note 2			12	20	ns
$t_{PHL}$	Input to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , Load = Note 2			12	20	ns
SKEW	Output to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , Load = Note 2			2.0	6.0	ns
$t_{LZ}$	Enable to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , $C_L = 10 \text{ pF}$			23	35	ns
$t_{HZ}$	Enable to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , $C_L = 10 \text{ pF}$			17	30	ns
$t_{ZL}$	Enable to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , Load = Note 2			35	45	ns
$t_{ZH}$	Enable to Output	$V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$ , Load = Note 2			30	40	ns

### Notes


- All typical values are  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$
- $C_L = 30 \text{ pF}$ ,  $V_I = 1.3 \text{ V}$  to  $V_O = 1.3 \text{ V}$ ,  $V_{PULSE} = 0 \text{ V}$  to  $+3.0 \text{ V}$  (See AC Load Test Circuit for Three-State Outputs)

# $\mu$ A26LS31


## AC Load Test Circuit for Three-State Outputs



## Propagation Delay (Notes 1 and 3)



## Enable and Disable Times (Notes 2 and 3)




9

### Notes

1. Diagram shown for Enable Low. Switches S<sub>1</sub> and S<sub>2</sub> open.
2. S<sub>1</sub> and S<sub>2</sub> of Load Circuit are closed except where shown.
3. Pulse Generator for all Pulses: Rate  $\leq 1.0$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns.
4. C<sub>L</sub> includes probe and jig capacitance.

## Typical Application



# $\mu$ A26LS32

## Quad Differential Line Receiver

Linear Division Interface Products

**Description**

The  $\mu$ A26LS32 is a quad differential line receiver designed to meet the requirements of EIA Standards RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The device features an input sensitivity of 200 mV over the input range of  $\pm 7.0$  V. The  $\mu$ A26LS32 provides an enable function common to all four receivers and three-state outputs with 8.0 mA sink capability. Also, a fail-safe input/output relationship keeps the outputs high when the inputs are open.

The  $\mu$ A26LS32 offers optimum performance when used with the  $\mu$ A26LS31 Quad Differential Line Driver.

- Input Voltage Range Of  $\pm 7.0$  V (Differential Or Common Mode)  $\pm 0.2$  V Sensitivity Over The Input Voltage Range
- Meets All The Requirements Of EIA Standards RS-422 And RS-423
- Input Impedance (15K Typical)
- 30 mV Input Hysteresis
- Operation From Single +5.0 V Supply
- Fail-Safe Input/Output Relationship. Output Always High When Inputs Are Open.
- Three-State Drive, With Choice Of Complementary Output Enables, For Receiving Directly Onto A Data Bus.
- Propagation Delay 17 ns Typical
- Advanced Low Power Schottky processing
- 100% Reliability Assurance Screening To MIL-STD-883 Requirements.

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Ceramic DIP	0°C to +70°C
-------------	--------------

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Supply Voltage<sup>3</sup>

Common Mode Voltage Range	7.0 V
Differential Input Voltage	$\pm 25$ V

Enable Voltage	$\pm 25$ V
Output Sink Current	7.0 V

Notes	50 mA
-------	-------


1. TJ Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

3. All voltages are with respect to network ground terminal.

**Connection Diagram**

## 16-Lead DIP (Top View)



CD02181F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A26LS32DC	7B	Ceramic DIP
$\mu$ A26LS32PC	9B	Molded DIP

**Function Table (Each Receiver)**

Differential Inputs	Enables	Outputs
A - B	E $\bar{E}$	V
$V_{ID} \geq 0.2$ V	H X	H
X	L	H
$-0.2$ V < $V_{ID} < 0.2$ V	H X	?
X	L	?
$V_{ID} \leq -0.2$ V	H X	L
X	L	L
X	L	Z


H = High Level

L = Low Level

? = Indeterminate

X = Immaterial

X = High Impedance (off)

**Logic Symbol**

AF00150F


**$\mu$ A26LS32**

**Electrical Characteristics**  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $4.75 \text{ V} \leq V_{CC} \leq 5.25 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Conditions		Min	Typ	Max	Units
$V_{TH}$	Differential Input Voltage	$-7.0 \text{ V} \leq V_{CM} \leq +7.0 \text{ V}$ , $V_O = V_{OL}$ or $V_{OH}$		-0.2	$\pm 0.06$	+0.2	V
$R_I$	Input Resistance	$-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$ , One Input AC Ground		6.0	15		k $\Omega$
$I_I$	Input Current (Under Test)	$V_I = +15 \text{ V}$ , Other Input $-15 \text{ V} \leq V_I \leq +15 \text{ V}$				2.3	mA
$I_I$	Input Current (Under Test)	$V_I = -15 \text{ V}$ , Other Input $-15 \text{ V} \leq V_I \leq +15 \text{ V}$				-2.8	mA
$V_{OH}$	Output Voltage HIGH	$V_{CC} = \text{Min}$ , $\Delta V_I = +1.0 \text{ V}$ , $V_{ENABLE} = 0.8 \text{ V}$ , $I_{OH} = -440 \mu\text{A}$		2.7	3.4		V
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $\Delta V_I = -1.0 \text{ V}$ , $V_{ENABLE} = 0.8 \text{ V}$		$I_{OL} = 4.0 \text{ mA}$		0.4	V
				$I_{OL} = 8.0 \text{ mA}$		0.45	
$V_{IL}$	Enable Voltage LOW					0.8	V
$V_{IH}$	Enable Voltage HIGH					2.0	
$V_{IC}$	Enable Clamp Voltage	$V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$				-1.5	V
$I_{OZ}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max}$		$V_O = 2.4 \text{ V}$		20	$\mu\text{A}$
				$V_O = 0.4 \text{ V}$		-20	
$I_{IL}$	Enable Current LOW	$V_I = 0.4 \text{ V}$			-0.2	-0.36	mA
$I_{IH}$	Enable Current HIGH	$V_I = 2.7 \text{ V}$			0.5	20	$\mu\text{A}$
$I_I$	Enable Input High Current	$V_I = 5.5 \text{ V}$			1.0	100	$\mu\text{A}$
$I_{OS}$	Output Short Circuit Current	$V_O = 0 \text{ V}$ , $V_{CC} = \text{Max}$ , $\Delta V_I = +1.0 \text{ V}$		-15	-50	-85	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ , All $V_I = \text{GND}$ , Outputs Disabled			52	70	mA
$V_{HYST}$	Input Hysteresis	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $V_{CM} = 0 \text{ V}$			30		mV
$t_{PLH}$	Input to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			17	25	ns
$t_{PHL}$	Input to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			17	25	ns
$t_{LZ}$	Enable to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			20	30	ns
$t_{HZ}$	Enable to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			15	22	ns
$t_{ZL}$	Enable to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			15	22	ns
$t_{ZH}$	Enable to Output	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , see test circuit			15	22	ns

# $\mu$ A26LS32


## Load Test Circuit for Three-State Outputs



## Propagation Delay (Notes 1 and 3)




## Enable and Disable Times (Notes 2 and 3)



### Notes

1. Diagram shown for Enable Low.
2. S1 and S2 of Load Circuit are closed except where shown.
3. Pulse Generator for all Pulses: Rate  $\leq 1.0$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns.
4. All diodes are IN916 or IN3064.
5.  $C_L$  includes probe and jig capacitance.

## Typical Application



# **$\mu$ A3486**

## **RS-422/3 Quad Line Receiver With Three-State Outputs**

Linear Division Interface Products

**Description**

Fairchild's RS-422/3 Quad Receiver features four independent receiver chains which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible three-state structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. A PNP device buffers each output control lead to assure minimum loading for either logic one or logic zero inputs. In addition each receiver chain has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

- Four Independent Receiver Chains
- Three-State Outputs
- High Impedance Output Control Inputs
- Internal Hysteresis - 50 mV Typical
- Fast Propagation Times 16 ns Typical
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise And Fall Times Less Than 20 ns
- Lead Compatible And Interchangeable With MC3486 And DS3486

**Absolute Maximum Ratings**

Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

Operating Temperature Range

0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Supply Voltage<sup>3</sup>

8.0 V

Input Voltage

8.0 V

Input Common Mode Voltage


± 15 V

Input Differential Voltage

± 25 V

**Notes**

1.  $T_{J\ Max} = 150^\circ\text{C}$  for the Molded DIP, and  $175^\circ\text{C}$  for the Ceramic DIP.
2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 16L-Ceramic DIP at  $10 \text{ mW}/^\circ\text{C}$ , and the 16L-Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ .
3. All voltages are with respect to network ground terminal.

**Connection Diagram****16-Lead DIP****Top View**

CD00441F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A3486DC	7B	Ceramic DIP
$\mu$ A3486PC	9B	Molded DIP

**Function Table (Each Receiver)**

Differential Inputs AB	Enable E	Output Y
$V_{ID} \geq 0.2 \text{ V}$	H	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	?
$V_{ID} \leq -0.2 \text{ V}$	H	L
X	L	Z

H = High Level


L = Low Level

? = Indeterminate

X = Immortal

Z = High Impedance (off)

**Block Diagram**



**Recommended Operating Conditions**

Symbol	Characteristic	Value	Unit
$V_{CC}$	Supply Voltage	4.75 to 5.25	V
$V_{CM}$	Input Common Mode Voltage Range	-7.0 to +7.0	V
$V_{ID}$	Input Differential Voltage Range	6.0	V
$T_A$	Operating Temperature	0 to +70	°C

**μA3486**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH	Three-State Control	2.0			V
$V_{IL}$	Input Voltage LOW	Three-State Control			0.8	V
$V_{TH(D)}$	Differential Input Threshold Voltage <sup>5</sup>	$-7.0 \text{ V} \leq V_{IC} \leq 7.0 \text{ V}$ , $V_{IH} = 2.0 \text{ V}$	$I_O = -0.4 \text{ mA}$ , $V_{OH} \geq 2.7 \text{ V}$		0.2	V
			$I_O = 8.0 \text{ mA}$ , $V_{OL} \leq 0.5 \text{ V}$		-0.2	
$I_{IB}$	Input Bias Current	$V_{CC} = 0 \text{ V}$ or $5.25 \text{ V}$ , Other inputs at $0 \text{ V}$	$V_I = -10 \text{ V}$		-3.25	mA
			$V_I = -3.0 \text{ V}$		-1.50	
			$V_I = +3.0 \text{ V}$		+1.50	
			$V_I = +10 \text{ V}$		+3.25	
$V_{OH}$	Output Voltage HIGH <sup>4</sup>	$-7.0 \text{ V} \leq V_{CM} \leq 7.0 \text{ V}$ , $V_{IH} = 2.0 \text{ V}$	$I_O = -0.4 \text{ mA}$ , $V_{ID} = 0.4 \text{ V}$	2.7		V
$V_{OL}$	Output Voltage LOW		$I_O = 8.0 \text{ mA}$ , $V_{ID} = 0.4 \text{ V}$		0.5	

# **$\mu$ A3486**

## **$\mu$ A3486 (Cont.)**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$I_{OZ}$	Output Third State Leakage Current	$V_{I(D)} = +3.0 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_O = 0.5 \text{ V}$			-40	$\mu\text{A}$
		$V_{I(D)} = -3.0 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_O = 2.7 \text{ V}$			40	
$I_{OS}$	Output Short Circuit Current <sup>3</sup>	$V_{I(D)} = 3.0 \text{ V}$ , $V_{IH} = 2.0 \text{ V}$ , $V_O = 0 \text{ V}$	-15		-100	$\text{mA}$
$I_{IL}$	Input Current LOW	Three-State Control $V_{IL} = 0.5 \text{ V}$			-100	$\mu\text{A}$
$I_{IH}$	Input Current HIGH	Three-State Control $V_{IH} = 2.7 \text{ V}$ Three-State Control $V_{IH} = 5.25 \text{ V}$			20 100	$\mu\text{A}$
$V_{IC}$	Input Clamp Diode Voltage (Three-State Control)	Three-State Control $I_{IC} = -10\text{mA}$			-1.5	$\text{V}$
$I_{CC}$	Supply Current	$V_{IL} = 0 \text{ V}$			85	$\text{mA}$

**Switching Characteristics**  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$t_{PHL(D)}$	Propagation Delay Time Differential	Inputs to Outputs				
		Output HIGH to LOW		16	35	ns
$t_{PLH(D)}$		Output LOW to HIGH		16	30	ns
$t_{PLZ}$	Propagation Delay Time	Control to Output Output LOW to Third State		24	35	ns
$t_{PHZ}$		Output HIGH to Third State		16	35	ns
$t_{PZH}$		Output Third State to HIGH		16	30	ns
$t_{PZL}$		Output Third State to LOW		16	30	ns

### Notes




1. All currents into device leads are shown as positive, out of device leads are negative. All voltages referenced to ground unless otherwise noted.
2. Typical values are  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ , and  $V_{IC} = 0 \text{ V}$ .
3. Only one output at a time should be shorted.
4. Refer to EIA RS-422/3 for exact conditions. Input balance and  $V_{OH}/V_{OL}$  levels are tested simultaneously for worst case.
5. Differential input threshold voltage and guaranteed output levels are tested simultaneously for worst case.

## Parameter Measurement Information

**Figure 1 Propagation Delay Differential Input to Output**



**Figure 2 Propagation Delay Three-State Control Input to Output**



### Notes

- The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_{TLH} = t_{THL} = 6.0 \text{ ns}$  (10% to 90%),  $Z_O = 50 \Omega$ .

- $C_L$  includes probe and jig capacitance.
- All diodes are IN916 or equivalent.

# **μA3487**

## **RS-422 Quad Line Driver With Three-State Outputs**

Linear Division Interface Products

### Description

Fairchild's RS-422 Quad Line Driver features four independent driver chains which comply with EIA Standards for the electrical characteristics of balanced voltages digital interface circuits. The outputs are three-state structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. All input leads are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power-up and power-down.

- Four Independent Driver Chains
- Three-State Outputs
- PNP High Impedance Inputs
- Fast Propagation Time
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise And Falls Times Less Than 20 ns
- Lead Compatible And Interchangeable With MC3487 And DS3487

### Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

Operating Temperature Range

0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Plastic DIP	1.04 W

Supply Voltage<sup>3</sup>

8.0 V

Input Voltage


5.5 V

### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
3. All voltages are with respect to network ground terminal.

### Connection Diagram

16-Lead DIP  
(Top View)



CD00451F

9

### Order Information

Device Code	Package Code	Package Description
μA3487DC	7B	Ceramic DIP
μA3487PC	9B	Molded DIP

### Function Table (Each Driver)

Input	Enable	Outputs	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z


H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (off)

**Block Diagram**



BD00310F

**$\mu$ A3487**

**Electrical Characteristics**  $4.75 \text{ V} \leq V_{CC} \leq 5.25 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{IL}$	Input Voltage LOW				0.8	V
$V_{IH}$	Input Voltage HIGH		2.0			V
$I_{IL}$	Input Current LOW	$V_{IL} = 0.5 \text{ V}$			-400	$\mu\text{A}$
$I_{IH}$	Input Current HIGH	$V_{IH} = 2.7 \text{ V}$			+50	$\mu\text{A}$
		$V_{IH} = 5.5 \text{ V}$			+100	$\mu\text{A}$
$V_{IC}$	Input Clamp Voltage	$I_I = -18 \text{ mA}$			-1.5	V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 48 \text{ mA}$			0.5	V
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -20 \text{ mA}$	2.5			V
$I_{OS}$	Output Short Circuit Current <sup>3</sup>	$V_{IH} = 2.0 \text{ V}$	-40		-140	mA
$I_{OZ}$	Output Leakage Current Hi-Z State	$V_{IL} = 0.5 \text{ V}$ , $V_{IL}(z) = 0.8 \text{ V}$			+100	$\mu\text{A}$
		$V_{IH} = 2.7 \text{ V}$ , $C_{IL}(z) = 0.8 \text{ V}$			+100	$\mu\text{A}$
$I_{OL(off)}$	Output Leakage Current Power Off	$V_{OH} = 6.0 \text{ V}$ , $V_{CC} = 0 \text{ V}$			+100	$\mu\text{A}$
		$V_{OL} = -0.25 \text{ V}$ , $V_{CC} = 0 \text{ V}$			-100	$\mu\text{A}$
$V_{OS}-\bar{V}_{OS}$	Output Offset Voltage Difference <sup>2</sup>				$\pm 0.4$	V
$V_{OD}$	Output Differential Voltage <sup>2</sup>		2.0			V
$\Delta V_{OD}$	Output Differential Voltage Change				$\pm 0.4$	V
$I_{CCX}$	Supply Current <sup>4</sup>	Control Leads Gnd			105	mA
$I_{CC}$		Control Leads 2.0 V			85	mA

**μA3487 (Cont.)**  
**Electrical Characteristics**

**Switching Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PHL}$	Propagation Delay Times	High to Low Input			20	ns
$t_{PLH}$		Low to High Input			20	ns
$t_{THL}$	Output Transition Times - Differential	High to Low Input			20	ns
$t_{TLH}$		Low to High Input			20	ns
$t_{PHZ(E)}$	Propagation Delay Control to Output	$R_L = 200$ , $C_L = 50$ pF			25	ns
$t_{PLZ(E)}$		$R_L = 200$ , $C_L = 50$ pF			25	ns
$t_{PZH(E)}$		$R_L = \infty$ , $C_L = 50$ pF			30	ns
$t_{PZL(E)}$		$R_L = 200$ , $C_L = 50$ pF			30	ns

**Notes**


1. Typical values are  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0$  V
2. See EIA Specification RS-422 for exact test conditions
3. Only one output may be shorted at a time
4. Circuit in three-state condition

**Parameter Measurement Information**


**Figure 1 Three-State Enable Test Circuit and Waveforms**



CR00961F



WF00391F



WF00401F

Parameter Measurement Information (Cont.)

Figure 2 Propagation Delay Times Input to Output Waveforms and Test Circuit





Figure 3 Output Transition Times Circuit and Waveforms



Notes

1. The input pulse is supplied by a generator having the following characteristics:  
PRR = 1.0 MHz, 50% duty cycle,  $t_{TLH} = t_{THL} \leq 5.0$  ns (10% to 90%),  $Z_O = 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3. All diodes are IN3064 or equivalent.
4. All diodes are IN914 or equivalent.

**μA55107A • μA75107A  
μA75107B • μA75108B  
Dual Line Receivers**

## Linear Division Interface Products

## Description

The devices in this series are high speed, two channel line receivers with common voltage supply and ground terminals. They are designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. They feature high input impedance and low input currents which induce very little loading on the transmission line making these devices ideal for use in party line systems. The receiver input common mode voltage range is  $\pm 3.0$  V but can be increased to  $\pm 15$  V by the use of input attenuators. Separate or common strobes are available. The  $\mu A55107A/\mu A75107A$  circuits feature an active pull-up (totem-pole output). The  $\mu A75108B$  circuit features an open collector output configuration that permits wired-OR connections. The receivers are designed to be used with the  $\mu A55110A/\mu A75110A$  line drivers. These line receivers are useful in high speed balanced, unbalanced and party-line transmission systems and as data comparators.

- High Speed
  - Standard Supply Voltages
  - Dual Channels
  - High Common Mode Rejection Ratio
  - High Input Impedance
  - High Input Sensitivity
  - Input Common Mode Voltage Range Of  $\pm 3.0$  V
  - Separate Or Common Strobes
  - Wired-OR Output Capability
  - High DC Noise Margins
  - Strobe Input Clamp Diodes
  - Input Is Diode Protected Against Power-Off Loading On B Version Devices


## Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended ( $\mu$ A55107A)	-55°C to +125°C
Commercial ( $\mu$ A75107A/B, $\mu$ A75108B)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

## Connection Diagram

## **14-Lead DIP and SO-14 Package (Top View)**



GB00000000

## **Order Information**

<b>Device Code</b>	<b>Package Code</b>	<b>Package Description</b>
$\mu$ A55107ADM	6A	Ceramic DIP
$\mu$ A75107ADC	6A	Ceramic DIP
$\mu$ A75107APC	9A	Molded DIP
$\mu$ A75107ASC	KD	Molded Surface Mount
$\mu$ A75107BDC	6A	Ceramic DIP
$\mu$ A75107BPC	9A	Molded DIP
$\mu$ A75107BSC	KD	Molded Surface Mount
$\mu$ A75108BPC	9A	Molded DIP
$\mu$ A75108BSC	KD	Molded Surface Mount

9


Supply Voltage <sup>3</sup>	$\pm 7.0$ V
Differential Input Voltage <sup>4</sup>	$\pm 6.0$ V
Common Mode Input Voltage <sup>3</sup>	$\pm 5.0$ V
Strobe Input Voltage <sup>3</sup>	5.5 V

## Notes

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
  2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
  3. These voltages are with respect to network ground terminal.
  4. These voltages are at the noninverting (+) terminal with respect to the inverting (-) terminal.

**$\mu$ A55107A •  $\mu$ A75107A  
 $\mu$ A75107B •  $\mu$ A75108B**

**Equivalent Circuit**



EG00311F

**Note**


Components shown with dashed lines are applicable to the  $\mu$ A55107A and  $\mu$ A75107B only. See description for differences between A and B versions.

# $\mu$ A55107A • $\mu$ A75107A $\mu$ A75107B • $\mu$ A75108B


## Circuit Differences Between A and B Versions

The essential difference between the  $\mu$ A55107A/ $\mu$ A75107A and  $\mu$ A75107B versions is shown in the following schematics of the input stage:

### A Version




### B Version




The input protection diodes are useful in certain party-line systems which may have multiple  $V_+$  power supplies and, in which case, may be operated with some of the  $V_+$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:

### A Version



### B Version




This would be a problem in specific systems which might possibly have the transmission lines biased to some potential greater than 1.4 V. Since this is not a widespread application problem, both the A and B versions will be available. The ratings and characteristic specifications of the B versions are the same as those of the A versions.

## Truth Table

Differential Inputs A-B	Strobes		Output
	G	S	
$V_{ID} \geq 25$ mV	L or H	L or H	H
$-25$ mV < $V_{ID} < 25$ mV	L or H	L	H
	L	L or H	H
	H	H	Indeterminate
$V_{ID} \leq -25$ mV	L or H	L	H
	L	L or H	H
	H	H	L

9

## Recommended Combinations of Input Voltage for Line Receivers



PC06170F

**$\mu$ A55107A •  $\mu$ A75107A  
 $\mu$ A75107B •  $\mu$ A75108B**

**$\mu$ A55107A,  $\mu$ A75107A,  $\mu$ A75107B**

**Electrical Characteristics** Over recommended operating temperature range with  $V_+ = \text{Max}$  and  $V_- = \text{Max}$ , unless otherwise specified.<sup>1,3</sup>

**DC Characteristics**

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$I_{IH}$	Input Current HIGH	$V_{DIFF} = 0.5 \text{ V}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$			30	75	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{DIFF} = -2.0 \text{ V}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$				-10	$\mu\text{A}$
$I_{IH(G)}$	Gate Input Current HIGH	$V_{(G)} = 2.4 \text{ V}$				40	$\mu\text{A}$
		$V_{(G)} = V_+$				1.0	$\text{mA}$
$I_{IL(G)}$	Gate Input Current LOW	$V_{(G)} = 0.4 \text{ V}$				-1.6	$\text{mA}$
$I_{IH(ST)}$	Strobe Input Current HIGH	$V_{(ST)} = 2.4 \text{ V}$				80	$\mu\text{A}$
		$V_{(ST)} = V_+$				2.0	$\text{mA}$
$I_{IL(ST)}$	Strobe Input Current LOW	$V_{(ST)} = 0.4 \text{ V}$				-3.2	$\text{mA}$
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -400 \mu\text{A}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$	$V_{CC} = \text{Min}$	2.4			$\text{V}$
$V_{OL}$	Output Voltage LOW	$I_{OL} = 16 \text{ mA}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$	$V_{CC} = \text{Min}$			0.4	$\text{V}$
$I_{OS}$	Output Short Circuit Current <sup>2</sup>	$V_O = 0 \text{ V}$		-18		-70	$\text{mA}$
$I_+$	Positive Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0 \text{ V}$ , $T_A = 25^\circ\text{C}$			18	30	$\text{mA}$
$I_-$	Negative Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0 \text{ V}$ , $T_A = 25^\circ\text{C}$			-8.4	-15	$\text{mA}$

**AC Characteristics**  $V_{CC} = \pm 5.0 \text{ V}$ ,  $R_L = 390 \Omega$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ . (See Test Circuit)

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH(D)}$	Propagation Delay Time			17	25	ns
$t_{PHL(D)}$				17	25	ns
$t_{PLH(S)}$				10	15	ns
$t_{PHL(S)}$				10	15	ns

**$\mu$ A75108B**

**DC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{IH}$	Input Current HIGH	$V_{DIFF} = 0.5 \text{ V}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$		30	75	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{DIFF} = -2.0 \text{ V}$ , $V_{CM} = -3.0 \text{ V}$ to $+3.0 \text{ V}$			-10	$\mu\text{A}$
$I_{IH(G)}$	Gate Input Current HIGH	$V_{(G)} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{(G)} = V_+$			1.0	$\text{mA}$
$I_{IL(G)}$	Gate Input Current LOW	$V_{(G)} = 0.4 \text{ V}$			-1.6	$\text{mA}$
$I_{IH(ST)}$	Strobe Input Current HIGH	$V_{(ST)} = 2.4 \text{ V}$			80	$\mu\text{A}$
		$V_{(ST)} = V_+$			2.0	$\text{mA}$

**$\mu$ A55107A •  $\mu$ A75107A  
 $\mu$ A75107B •  $\mu$ A75108B**

**$\mu$ A75108B (Cont.)**

**Electrical Characteristics** Over recommended operating temperature range with  $V_+ = \text{Max}$  and  $V_- = \text{Max}$ , unless otherwise specified.<sup>1, 3</sup>

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$I_{IL(ST)}$	Strobe Input Current LOW	$V_{(ST)} = 0.4$ V				-3.2	mA
$V_{OL}$	Output Voltage LOW	$I_{OL} = 16$ mA, $V_{CM} = -3.0$ V to +3.0 V	$V_{CC} = \text{Min}$			0.4	V
$I_{OH}$	Output Current HIGH	$V_O = V_+$	$V_{CC} = \text{Min}$			250	$\mu$ A
$I_+$	Positive Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0$ V, $T_A = 25^\circ\text{C}$			18	30	mA
$I_-$	Negative Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0$ V, $T_A = 25^\circ\text{C}$			-8.4	-15	mA

**AC Characteristics**  $V_{CC} = \pm 5.0$  V,  $R_L = 390$   $\Omega$ ,  $C_L = 15$  pF,  $T_A = 25^\circ\text{C}$ . (See Test Circuit)


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH(D)}$	Propagation Delay Time			19	25	ns
$t_{PHL(D)}$				19	25	ns
$t_{PLH(S)}$				13	20	ns
$t_{PHL(S)}$				13	20	ns

**Notes**


- For  $\mu$ A55107A guaranteed supply voltage range is  $\pm 4.5$  V to  $\pm 5.5$  V and operating temperature range is  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ . For  $\mu$ A75107A/B and  $\mu$ A75108B guaranteed supply voltage range is  $\pm 4.75$  V to  $\pm 5.25$  V and operating temperature range is  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ .
- Not more than one output should be shorted at a time.
- $V_{CC}$  Max implies  $\pm 5.5$  V or  $\pm 5.25$  V, depending on device type.

**Typical Performance Curves**


**Output Voltage vs Differential Input Voltage**



**Input Current HIGH Into 1A or 2A vs Ambient Temperature**




**High Logic Level Supply Current vs Ambient Temperature**



# $\mu$ A55107A • $\mu$ A75107A $\mu$ A75107B • $\mu$ A75108B


## Typical Performance Curves (Cont.)

$\mu$ A55107A,  $\mu$ A75107A/B Propagation Delay Time (Differential Inputs) vs Ambient Temperature




PC06181F

$\mu$ A75108B Propagation Delay Time LOW-to-HIGH Level vs Ambient Temperature




PC06191F

$\mu$ A75108B Propagation Delay Time HIGH-to-LOW level vs Ambient Temperature




PC06201F

$\mu$ A75108B Propagation Delay Time (Strobe Inputs) vs Ambient Temperature




PC06211F

$\mu$ A55107A,  $\mu$ A75107A/B Propagation Delay Time (Strobe Inputs) vs Ambient Temperature




PC06221F

## Voltage Waveforms



### AC Test Circuit




CR01810F

9'

#### Notes


1. The pulse generators have the following characteristics:  
 $t_r = t_f = 10 \pm 5.0 \text{ ns}$ ,  $t_{p1} = 500 \text{ ns}$ , PRR = 1.0 MHz,  $t_{p2} = 1.0 \mu\text{s}$ ,  
 $\text{PRR} = 500 \text{ kHz}$ ,  $Z_0 = 50 \Omega$ .
2. Strobe input pulse is applied to Strobe A when inputs A1 – A2 are being tested; to common Strobe when inputs A1 – A2 or B1 – B2 are being tested; and to Strobe B when inputs B1 – B2 are being tested.
3.  $C_L$  includes probe and jig capacitance.
4. All diodes are 1N916.

### Basic Balanced-Line Transmission System



CR01870F

### Data-Bus or Party-Line System



CR01860F

### Application

The μA55107A, μA75107A dual line circuits are designed specifically for use in high speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver output circuit allows terminated transmission lines to be driven at normal line impedances. High speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Cross-talk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately  $(30 + 1.3L)$  ns, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver input logic levels. The voltage difference is approximately:

$$V_{\text{DIFF}} \approx 1/2 I_{\text{O(on)}} \cdot R_T \quad (1)$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low

as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:

$$V_{\text{DIFF}} \approx I_{\text{O(on)}} \cdot R_T \quad (2)$$

The strobe feature of the receivers and the inhibit feature of the drivers allow the μA55107A, μA75107A dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time multiplexed on the transmission line. The μA55107A, μA75107A device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.

The μA55107A, μA75107A dual line circuits may also be used in unbalanced or single line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environment noise is not severe.


The receiver threshold level is established by applying a DC reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so

## **$\mu$ A55107A • $\mu$ A75107A**

## **$\mu$ A75107B • $\mu$ A75108B**

that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3.0 V to +3.0 V. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

### **Unbalanced or Single-Line Systems**



CR01890F

### **Precautions in the Use of $\mu$ A55107A, $\mu$ A75107A and $\mu$ A75108B Dual Line Receivers**

The following precaution should be observed when using or testing  $\mu$ A55107A,  $\mu$ A75107A line circuits.


When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3.0 V and +3.0 V, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

The  $\mu$ A55107A,  $\mu$ A75107A and  $\mu$ A75108B line receivers feature a common mode input voltage range of  $\pm 3.0$  V. This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common mode range can be extended by the use of external input attenuators. Common mode input voltages can in this way be reduced to  $\pm 3.0$  V at the receiver input terminals. Differential data signals will be reduced propor-

tionately. Input sensitivity, input impedance and delay times will be adversely affected.

The  $\mu$ A75108B line receivers feature an open-collector-output circuit that can be connected in the DOT-OR logic configuration with other  $\mu$ A75108B outputs. This allows a level of logic to be implemented without additional logic delay.


### **Increasing Common Mode Input Voltage Range of Receiver**



CR01900F

9

### **$\mu$ A75108B Wired-OR Output Connections**



CR01910F

## Linear Division Interface Products

**Description**

The  $\mu A55110A/\mu A75110A$  have improved output current regulation with supply voltage and temperature variations. The higher current outputs allow data to be transmitted over longer lines. These drivers offer optimum performance when used with the  $\mu A55107A$ ,  $\mu A75107A$ ,  $\mu A75107B$ , and  $\mu A75108B$  line receivers.

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the two drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by LOW logic levels on the inhibit inputs.


The inhibit feature is provided so the circuits can be used in party line or data bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver logic versatility. The output current in the inhibited mode,  $I_{O(off)}$ , is specified so that minimum line loading is induced when the driver is used in a party line system with other drivers. The output impedance of the driver in the inhibited mode is very high; the output impedance of output transistor is biased to cutoff.

- No Output Transients On Power-Up Or Down
- Improved Stability Over Supply Voltage And Temperature Ranges
- Constant Current, High Impedance Outputs
- High Speed 15 ns
- Standard Supply Voltages
- Inhibitor Available For Driver Selection
- High Common Mode Output Voltage Range (-3.0 V to 10 V)
- TTL Input Compatibility
- Extended Temperature Range

**Function Table**

Inputs				Outputs	
Logic		Inhibitor			
A	B	C	D	A1/B1	A2/B2
X	X	L	X	OFF	OFF
X	X	X	L	OFF	OFF
L	X	H	H	ON	OFF
X	L	H	H	ON	OFF
H	H	H	H	OFF	ON

H = HIGH, L = LOW, X = Don't Care

**Connection Diagram****14-Lead DIP and SO-14 Package  
(Top View)**

CD00341F

**Order Information**

Device Code	Package Code	Package Description
$\mu A55110ADM$	6A	Ceramic DIP
$\mu A75110ADC$	6A	Ceramic DIP
$\mu A75110APC$	9A	Molded DIP
$\mu A75110ASC$	KD	Molded Surface Mount


**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Ceramic DIP	-65°C to +150°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended ( $\mu A55110A$ )	-55°C to +125°C
Commercial ( $\mu A75110A$ )	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage <sup>3</sup>	$\pm 7.0$ V
Input Voltage (any input)	5.5 V
Output Voltage (any output)	-5.0 V to 12 V

**Notes**

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. Voltage values are with respect to network ground terminal.

## Equivalent Circuit



□ = CROSSUNDER

EQ00370F

**Recommended Operating Conditions<sup>1</sup>**

Symbol	Characteristic	$\mu$ A55110A			$\mu$ A75110A			Unit
		Min	Typ	Max	Min	Typ	Max	
V+	Positive Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	V
V-	Negative Supply Voltage	-4.5	-5.0	-5.5	-4.75	-5.0	-5.25	V
V <sub>CM+</sub>	Positive Common Mode Voltage	0		10	0		10	V
V <sub>CM-</sub>	Negative Common Mode Voltage	0		-3.0	0		-3.0	V
T <sub>A</sub>	Operating Temperature	-55	25	125	0	25	70	°C

**$\mu$ A55110A,  $\mu$ A75110A**

**Electrical Characteristics** Over recommended operating temperature range, unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic		Condition <sup>2</sup>	Min	Typ <sup>3</sup>	Max	Unit
V <sub>IH</sub>	Input Voltage HIGH			2.0			V
V <sub>IL</sub>	Input Voltage LOW					0.8	V
V <sub>IC</sub>	Input Clamp Voltage		V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA		-0.9	-1.5	V
I <sub>O(on)</sub>	On-State Output Current		V <sub>CC</sub> = Max, V <sub>O</sub> = 10 V		12	15	mA
			V <sub>CC</sub> = Min, V <sub>O</sub> = -3.0 V	6.5	12		
I <sub>O(off)</sub>	Off-State Output Current		V <sub>CC</sub> = Min, V <sub>O</sub> = 10 V			100	μA
I <sub>I</sub>	Input Current At Maximum Input Voltage	A, B or C Inputs	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5 V			1.0	mA
		D Input				2.0	
I <sub>IIH</sub>	Input Current HIGH	A, B or C Input	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4 V			40	μA
		D Input				80	
I <sub>IIL</sub>	Input Current LOW	A, B or C Inputs	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4 V			-3.0	mA
		D Input				-6.0	
I <sub>+(on)</sub>	Positive Supply Current With Driver Enabled		V <sub>CC</sub> = Max, A & B Inputs at 0.4 V, C & D Inputs at 2.0 V			23	35 mA
I <sub>-(on)</sub>	Negative Supply Current With Driver Enabled					-34	-50 mA
I <sub>+(off)</sub>	Positive Supply Current With Driver Inhibited		V <sub>CC</sub> = Max, A, B, C, & D Inputs at 0.4 V			21	mA
I <sub>-(off)</sub>	Negative Supply Current With Driver Inhibited					-17	mA

**$\mu$ A55110A,  $\mu$ A75110A (Cont.)**

**Electrical Characteristics**


**AC Characteristics**  $V_{CC} = \pm 5.0$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	From (Input)	To (Output)	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$C_L = 40$ pF, $R_L = 50$ $\Omega$ See Test Circuit	A or B	1 or 2		9.0	15	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW					9.0	15	ns
$t_{PLH}$	Propagation Delay Time, LOW to HIGH		C or D	1 or 2		16	25	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW					13	25	ns

**Notes**

1. When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.
2. For conditions shown as Min or Max, use appropriate value specified under recommended operating conditions.
3. All typical values are  $V_{CC} = \pm 5.0$  V,  $T_A = 25^\circ\text{C}$

**AC Test Circuit**




CR00352F

**Notes**

1. The pulse generators have the following characteristics:  
 $t_r = t_f = 10 \pm 5.0$  ns,  $t_{w1} = 500$  ns, PRR = 1.0 MHz,  
 $t_{w2} = 1.0 \mu\text{s}$ , PRR = 500 kHz,  $Z_O = 50$   $\Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3. For simplicity, only one channel and the inhibitor connections are shown.


### AC Waveforms



WF00122F

### Typical Applications

#### Simplex Operation




AF00080F

---

**Typical Applications (Cont.)**

**Half-Duplex Operation**



AF00091F

**Notes**

1. All drivers are  $\mu$ A75110A or  $\mu$ A55110A. Receivers are  $\mu$ A75107A or  $\mu$ A75108B. Twisted-pair or coaxial transmission line should be used for minimum noise and cross talk.
2. When only one driver in a package is being used, the outputs of the other driver should either be grounded or inhibited to reduce power dissipation.

# μA75150

## RS-232C

### Dual Line Driver

Linear Division Interface Products

#### Description

The μA75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. A rate of 20 kbps can be transmitted with a full 2500 pF load. Other applications are in data transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from +12 V and -12 V power supplies.

- Withstands Sustained Output Short Circuit To Any Low Impedance Voltage Between -25 V And +25 V
- 2.0  $\mu$ s Max Transition Time Through The +3.0 V To -3.0 V Transition Region Under Full 2500 pF Load
- Inputs Compatible With Most TTL And DTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate Can Be Controlled With An External Capacitor At The Output
- Standard Supply Voltages  $\pm$  12 V

#### Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

Operating Temperature Range

0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

14L-Molded DIP	1.04 W
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

Supply Voltage

$\pm$  15 V

Input Voltage<sup>3</sup>

15 V

Applied Output Voltage<sup>3</sup>


$\pm$  25 V

#### Notes

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. Voltage values are with respect to network ground.

#### Connection Diagram

14-Lead DIP  
(Top View)




CD00880F

#### Order Information

Device Code	Package Code	Package Description
μA75150PC	9A	Molded DIP

#### Connection Diagram

8-Lead DIP and SO-8 Package  
(Top View)




CD00870F

#### Order Information

Device Code	Package Code	Package Description
μA75150RC	6T	Ceramic DIP
μA75150TC	9T	Molded DIP
μA75150SC	KC	Molded Surface Mount

**Equivalent Circuit (1/2 of Circuit)**



**Note**

Component values shown are nominal.

EQ00250F

**Recommended Operating Conditions**

Symbol	Characteristics	Min	Typ	Max	Unit
V +	Positive Supply Voltage	10.8	12	13.2	V
V -	Negative Supply Voltage	-10.8	-12	-13.2	V
V <sub>I</sub>	Input Voltage	0		5.5	V
V <sub>O</sub>	Applied Output Voltage			±15	V
T <sub>A</sub>	Operating Temperature	0	25	70	°C

# $\mu$ A75150

## $\mu$ A75150

**Electrical Characteristics**  $T_A = 0$  to  $70^\circ\text{C}$ , unless otherwise specified.<sup>1</sup>

### DC Characteristics

Symbol	Characteristic	Condition	Figure	Min	Typ <sup>2</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		1	2.0			V
$V_{IL}$	Input Voltage LOW		2			0.8	V
$V_{OH}$	Output Voltage HIGH	$V_+ = 10.8 \text{ V}$ , $V_- = -13.2 \text{ V}$ , $V_I = 0.8 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ to $7.0 \text{ k}\Omega$	2	5.0	8.0		V
$V_{OL}$	Output Voltage LOW	$V_{CC} = \pm 10.8 \text{ V}$ , $V_{IH} = 2.0 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ to $7.0 \text{ k}\Omega$	1		-8.0	-5.0	V
$I_{IH}$	Input Current HIGH	$V_{CC} = \pm 13.2 \text{ V}$ , $V_I = 2.4 \text{ V}$	3		1.0	10	$\mu\text{A}$
		Data Input Strobe Input			2.0	20	
$I_{IL}$	Input Current LOW	$V_{CC} = \pm 13.2 \text{ V}$ , $V_I = 0.4$	3		-1.0	-1.6	$\text{mA}$
		Data Input Strobe Input			-2.0	-3.2	
$I_{OS}$	Output Short Circuit Current	$V_{CC} = \pm 13.2 \text{ V}$	4	$V_O = 25 \text{ V}$		2.0	$\text{mA}$
				$V_O = -25 \text{ V}$		-3.0	
				$V_O = 0 \text{ V}$ , $V_I = 3.0 \text{ V}$		15	
				$V_O = 0 \text{ V}$ , $V_I = 0 \text{ V}$		-15	
$I_{+H}$	Positive Supply Current HIGH	$V_{CC} = \pm 13.2 \text{ V}$ , $V_I = 3.0 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ , $T_A = 25^\circ\text{C}$	5		10	22	$\text{mA}$
$I_{-H}$	Negative Supply Current HIGH				-1.0	-10	$\text{mA}$
$I_{+L}$	Positive Supply Current LOW	$V_{CC} = \pm 13.2 \text{ V}$ , $V_I = 3.0 \text{ V}$ , $R_L = 3.0 \text{ k}\Omega$ , $T_A = 25^\circ\text{C}$	5		8.0	17	$\text{mA}$
$I_{-L}$	Negative Supply Current LOW				-9.0	-20	$\text{mA}$

### AC Characteristics $V_{CC} = \pm 12 \text{ V}$ , $T_A = 25^\circ\text{C}$ .

Symbol	Characteristic	Condition	Figure	Min	Typ <sup>2</sup>	Max	Unit
$t_{TLH}$	Transition Time, Output LOW to HIGH	$C_L = 2500 \text{ pF}$ , $R_L = 3.0 \text{ k}\Omega$ to $7.0 \text{ k}\Omega$	6	0.2	1.4	2.0	$\mu\text{s}$
$t_{THL}$	Transition Time, Output HIGH to LOW			0.2	1.5	2.0	$\mu\text{s}$
$t_{TLH}$	Transition Time, Output LOW to HIGH	$C_L = 15 \text{ pF}$ , $R_L = 7.0 \text{ k}\Omega$	6		40		ns
$t_{THL}$	Transition Time, Output HIGH to LOW				20		ns
$t_{PLH}$	Propagation Delay Time, Output LOW to HIGH	$C_L = 15 \text{ pF}$ , $R_L = 7.0 \text{ k}\Omega$	6		60		ns
$t_{PHL}$	Propagation Delay Time, Output HIGH to LOW				45		ns


#### Notes

- The algebraic convention where the most positive (least negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when  $-5.0 \text{ V}$  is the maximum, the typical value is a more negative voltage.

- All typical values are at  $V_{CC} = \pm 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

## Typical Performance Curves


### Typical Output Current vs Applied Output Voltage



PC06071F


## Test Circuits

Figure 1  $V_{IH}$ ,  $V_{OL}$



CR01690F

Figure 3  $I_{IH}$ ,  $I_{IL}$




CR01731F

### Notes


1. Each input is tested separately.
2. When testing  $I_{IH}$ , the other input is at 3.0 V; when testing  $I_{IL}$ , the other input is open.
3.  $I_{OS}$  is tested for both input conditions at each of the specified output conditions.

Figure 2  $V_{IL}$ ,  $V_{OH}$  (Note 1)




CR01710F

Figure 4  $I_{OS}$




CR01681F

**Figure 5**  $I_{+H}$ ,  $I_{-H}$ ,  $I_{+L}$ ,  $I_{-L}$  (Note 1)




**Figure 6** Switching Characteristics



#### Notes

1. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
2. The pulse generator has the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_0 = 50\ \Omega$ .
3.  $C_L$  includes probe and jig capacitance.

#### Voltage Waveforms



CR01740F

# $\mu$ A75154

## RS-232C

## Quad Line Receiver

Linear Division Interface Products


**Description**

The  $\mu$ A75154 is a monolithic quad line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single line, point-to-point data transmission and for level translators. Operation is normally from a single 5.0 V supply; however, a built-in option allows operation from a 12 V supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold control terminals are connected to the  $V_{CC1}$  terminal, lead 15, even if power is being supplied via the alternate  $V_{CC2}$  terminal, lead 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode of operation, if the input voltage goes to zero, the output voltage will remain LOW or HIGH as determined by the previous input.

For fail-safe operation, the threshold control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open circuit condition, the output will go HIGH regardless of the previous input condition.

- Input Resistance — 3.0 k $\Omega$  To 7.0 k $\Omega$  Over Full RS-232C Voltage Range
- Input Threshold Adjustable To Meet Fail-Safe Requirements Without Using External Components
- Built-In Hysteresis For Increased Noise Immunity
- Inverting Output Compatible With DTL Or TTL
- Output With Active Pull-Up For Symmetrical Switching Speeds
- Standard Supply Voltages — 5.0 V Or 12 V

**Connection Diagram****16-Lead DIP  
(Top View)**

CD00820F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A75154DC	6B	Ceramic DIP
$\mu$ A75154PC	9B	Molded DIP

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Supply Voltage (Lead 15)<sup>3</sup>

7.0 V

Alternate Supply Voltage (Lead 16)<sup>3</sup>

14 V

Input Voltage<sup>3</sup>


±25 V

**Notes**1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

3. Voltage values are with respect to network ground terminal.

**Equivalent Circuit (Note 1)**



**Notes**

1. Component values shown are normal.
2. When using  $V_{CC1}$ ,  $V_{CC2}$  may be left open or shorted to  $V_{CC1}$ . When using  $V_{CC2}$ ,  $V_{CC1}$  must be left open or connected to the threshold control leads.

**Recommended Operating Conditions**

Symbol	Characteristic	Min	Typ	Max	Unit
$V_{CC1}$	Supply Voltage	4.5	5	5.5	V
$V_{CC2}$	Supply Voltage	10.8	12	13.2	V
$V_I$	Input Voltage			$\pm 15$	V
N	Normalized Fan Out from Each Output			10	
$T_A$	Operating Temperature	0	25	70	°C

# $\mu$ A75154

## $\mu$ A75154

**Electrical Characteristics**  $T_A = 0$  to  $70^\circ\text{C}$  unless otherwise specified.<sup>3</sup>

### DC Characteristics

Symbol	Characteristic	Condition	Figure	Min	Typ <sup>2</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		1	3.0			V
$V_{IL}$	Input Voltage LOW		1			-3.0	V
$V_{TH+}$	Positive-Going Threshold Voltage	Normal Operation	1	0.8	2.2	3.0	V
		Fail-Safe Operation		0.8	2.2	3.0	
$V_{TH-}$	Negative-Going Threshold Voltage	Normal Operation	1	-3.0	-1.1	0	V
		Fail-Safe Operation		0.8	1.4	3.0	
$(V_{TH+}) - (V_{TH-})$	Hysteresis	Normal Operation	1	0.8	3.3	6.0	V
		Fail-Safe Operation		0	0.8	2.2	
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -400 \mu\text{A}$	1	2.4	3.5		V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 16 \text{ mA}$	1		0.23	0.4	V
$R_I$	Input Resistance	$\Delta V_I = -25 \text{ V to } -14 \text{ V}$	2	3.0	5.0	7.0	$\text{k}\Omega$
		$\Delta V_I = -14 \text{ V to } -3.0 \text{ V}$		3.0	5.0	7.0	
		$\Delta V_I = -3.0 \text{ V to } +3.0 \text{ V}$		3.0	6.0		
		$\Delta V_I = 3.0 \text{ V to } 14 \text{ V}$		3.0	5.0	7.0	
		$\Delta V_I = 14 \text{ V to } 25 \text{ V}$		3.0	5.0	7.0	
$V_I$ (open)	Input Open Circuit Voltage	$I_I = 0 \text{ mA}$	3	0	0.2	2.0	V
$I_{OS}$	Output Short Circuit Current <sup>1</sup>	$V_{CC1} = 5.5 \text{ V}, V_I = -5 \text{ V}$	4	-10	-20	-40	mA
$I_{CC1}$	Supply Current from $V_{CC1}$	$V_{CC1} = 5.5 \text{ V}, T_A = 25^\circ\text{C}$	5		20	35	mA
$I_{CC2}$	Supply Current from $V_{CC2}$	$V_{CC2} = 13.2 \text{ V}, T_A = 25^\circ\text{C}$			23	40	mA

### AC Characteristics $V_{CC1} = 5.0 \text{ V}, T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, LOW-to-HIGH	$C_L = 50 \text{ pF}, R_L = 390 \Omega$	6		22		ns
$t_{PHL}$	Propagation Delay Time, HIGH-to-LOW				20		ns
$t_{TLH}$	Transition Time, LOW-to-HIGH				9.0		ns
$t_{THL}$	Transition Time, HIGH-to-LOW				6.0		ns

#### Notes

- Not more than one output should be shorted at a time.
- All typical values are at  $V_I = 5.0 \text{ V}, T_A = 25^\circ\text{C}$ .
- The algebraic convention where the most positive (least negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when  $-3.0 \text{ V}$  is the maximum, the minimum limit is a more negative voltage.

## Typical Characteristics

### Output Voltage vs Input Voltage (Note 1)




PC09011F

#### Note

1. For normal operation, the threshold controls are connected to  $V_{CC1}$ . For fail-safe operation, the threshold controls are open.

## DC Test Circuits

**Figure 1**  $V_{IH}$ ,  $V_{IL}$ ,  $V_{TH+}$ ,  $V_{TH-}$ ,  $V_{OH}$ ,  $V_{OL}$



CR01530F

#### Note

1. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**DC Test Circuits (Cont.)**


**Test Table**

Test	Measure	In	T	Out	V <sub>CC1</sub>	V <sub>CC2</sub>
Open circuit input (fail-safe)	V <sub>OH</sub>	Open	Open	I <sub>OH</sub>	4.5 V	Open
	V <sub>OH</sub>	Open	Open	I <sub>OH</sub>	Open	10.8 V
V <sub>TH+</sub> Min, V <sub>TH-</sub> Min (fail-safe)	V <sub>OH</sub>	0.8 V	Open	I <sub>OH</sub>	5.5 V	Open
	V <sub>OH</sub>	0.8 V	Open	I <sub>OH</sub>	Open	13.2 V
V <sub>TH-</sub> Min (normal)	V <sub>OH</sub>	Note 1	Lead 15	I <sub>OH</sub>	5.5 V and TH	Open
	V <sub>OH</sub>	Note 1	Lead 15	I <sub>OH</sub>	TH	13.2 V
V <sub>IL</sub> Max, V <sub>TH-</sub> Min (normal)	V <sub>OH</sub>	-3.0 V	Lead 15	I <sub>OH</sub>	5.5 V and TH	Open
	V <sub>OH</sub>	-3.0 V	Lead 15	I <sub>OH</sub>	TH	13.2 V
V <sub>IH</sub> Min, V <sub>TH+</sub> Max, V <sub>TH-</sub> Max (fail-safe)	V <sub>OL</sub>	3.0 V	Open	I <sub>OL</sub>	4.5 V	Open
	V <sub>OL</sub>	3.0 V	Open	I <sub>OL</sub>	Open	10.8 V
V <sub>IH</sub> Min, V <sub>TH+</sub> Max (normal)	V <sub>OL</sub>	3.0 V	Lead 15	I <sub>OL</sub>	4.5 V and TH	Open
	V <sub>OL</sub>	3.0 V	Lead 15	I <sub>OL</sub>	TH	10.8 V
V <sub>TH-</sub> Max (normal)	V <sub>OL</sub>	Note 2	Lead 15	I <sub>OL</sub>	5.5 V and TH	Open
	V <sub>OL</sub>	Note 2	Lead 15	I <sub>OL</sub>	TH	13.2 V

**Notes**

- Momentarily apply -5.0 V, then 0.8 V.
- Momentarily apply 5.0 V, then ground.

**Figure 2 R<sub>f</sub>**




$$R_f = \frac{\Delta V_i}{\Delta I_i}$$

**Test Table**

TH	V <sub>CC1</sub>	V <sub>CC2</sub>
Open	5.0 V	Open
Open	GND	Open
Open	Open	Open
Lead 15	TH and 5.0 V	Open
GND	GND	Open
Open	Open	12 V
Open	Open	GND
Lead 15	TH	12 V
Lead 15	TH	GND
Lead 15	TH	Open

**DC Test Circuits (Cont.)**


**Figure 3  $V_{I(\text{open})}$**




**Test Table**

TH	$V_{CC1}$	$V_{CC2}$
Open	5.5 V	Open
Lead 15	5.5 V	Open
Open	Open	13.2 V
Lead 15	TH	13.2 V

**Figure 4  $I_{OS}$  (Note 1)**




**Figure 5  $I_{CC}$  (Note 2)**




**Notes**

1. Each output is tested separately.
2. All four line receivers are tested simultaneously. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**AC Test Circuit**



**Voltage Waveforms**



**Notes**

1. The pulse generator has the following characteristics:  
 $t_W = 200 \text{ ns}$ , duty cycle  $\leq 20\%$ ,  $Z_O = 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3. All diodes are 1N3064.

# $\mu$ A75450/60/70 Series

## Dual Peripheral Drivers

### Linear Division Interface Products

#### Description

The  $\mu$ A75400 series of devices are dual high speed general purpose interface drivers that convert TTL and DTL logic levels to high current drive capability. The  $\mu$ A75450 features two TTL NAND gates and two uncommitted transistors. The  $\mu$ A75451,  $\mu$ A75452, and  $\mu$ A75453 feature two standard series 74 TTL gates in AND, NAND and OR configurations respectively, driving the base of two high voltage, high current, uncommitted collector output transistors.

#### Absolute Maximum Ratings

	$\mu$ A75450	$\mu$ A75451 $\mu$ A75452 $\mu$ A75453	$\mu$ A75461 $\mu$ A75462 $\mu$ A75471 $\mu$ A75472
Storage Temperature Range <sup>1</sup>			
Ceramic DIP	-65°C to +175°C	-65°C to +175°C	
Molded DIP and SO-8	-65°C to +150°C	-65°C to +150°C	
Operating Temperature Range	0°C to +70°C	0°C to +70°C	
Lead Temperature			
Ceramic DIP (soldering, 60 s)	300°C	300°C	
Molded DIP and SO-8 (soldering, 10 s)	265°C	265°C	
Internal Power Dissipation <sup>2, 3</sup>			
14L-Ceramic DIP	1.36 W		
14L-Molded DIP	1.04 W		
8L-Ceramic DIP		1.30 W	
8L-Molded DIP		0.93 W	
SO-8		0.81 W	
Supply Voltage <sup>4</sup>	7.0 V	7.0 V	
Input Voltage <sup>4</sup>	5.5 V	5.5 V	
Inter-emitter Voltage <sup>5</sup>	5.5 V	5.5 V	
V <sub>CC</sub> to Substrate Voltage <sup>9</sup>	35 V		
Collector to Substrate Voltage <sup>9</sup>	35 V		
Collector to Base Voltage	35 V		
Collector to Emitter Voltage <sup>6</sup>	30 V		
Emitter to Base Voltage	5.0 V		
Output Voltage <sup>4</sup> and 7		Table 2	
Continuous Collector Current <sup>8</sup>	300 mA		
Continuous Output Current <sup>8</sup>		300 mA	

#### Notes

1.  $\mu$ A75452 is Molded DIP and SO-8 only.
2. T<sub>J Max</sub> = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
3. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
4. Voltage values are with respect to network ground terminal unless otherwise specified.

5. This is the voltage between two emitters of a multiple emitter input transistor.

6. This value applies when the base-emitter resistance (R<sub>BE</sub>) is equal to or less than 500 Ω.

7. This is the maximum voltage which should be applied to any output when it is in the off state.

8. Both halves of these dual circuits may conduct rated current simultaneously.

9. For the  $\mu$ A75450 only, the substrate (Lead 8), must always be at the most negative device voltage for proper operation.

**Test Table 1** Operating Temperature Range and Supply Voltage Range

<b>Symbol</b>	<b>Characteristic</b>	<b><math>\mu</math>A75000 Series</b>
$T_A$	Operating Temperature	0°C to 70°C
$V_{CC}$	Supply Voltage	+4.75 V to +5.25 V


## Test Table 2

<b>Symbol</b>	<b>Characteristic</b>	<b><math>\mu</math>A7545X</b>	<b><math>\mu</math>A75461 <math>\mu</math>A75462</b>	<b><math>\mu</math>A75471 <math>\mu</math>A75472</b>
$V_{OH}$	Maximum Output	30 V	35 V	80 V
$V_S$	Maximum, Latch-up	20 V	30 V	55 V

# **μA75450**

## **Dual Positive AND Peripheral Drivers**

## **Connection Diagram 14-Lead DIP (Top View)**




## Logic Function

Positive Logic:  $Z = \overline{XY}$  (gate only)  
 $Z = XY$  (gate and transistor)

## **Order Information**

Device Code	Package Code	Package Description
μA75450DC	6A	Ceramic DIP
μA75450PC	9A	Molded DIP

## Equivalent Circuit



All resistor values in ohms

# $\mu$ A75450/60/70 Series

## $\mu$ A75450

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

### DC Characteristics

#### TTL Gates

Symbol	Characteristic		Condition	Test Figure	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH			1	2.0			V
$V_{IL}$	Input Voltage LOW			2			0.8	V
$V_{IC}$	Input Clamp Diode Voltage		$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	3			-1.5	V
$V_{OH}$	Output Voltage HIGH		$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2	2.4	3.3		V
$V_{OL}$	Output Voltage LOW		$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$ , $I_{OL} = 16 \text{ mA}$	1		0.22	0.4	V
$I_I$	Input Current at Maximum Input Voltage	Input A	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	4			1.0	mA
		Input G					2.0	mA
$I_{IH}$	Input Current HIGH	Input A	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	4			40	$\mu\text{A}$
		Input G					80	
$I_{IL}$	Input Current LOW	Input A	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	3			-1.6	mA
		Input G					-3.2	
$I_{OS}$	Output Short Circuit Current <sup>2</sup>		$V_{CC} = \text{Max}$	5	-18		-55	mA
$I_{CCH}$	Supply Current HIGH		$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$	6		2.0	4.0	mA
$I_{CCL}$	Supply Current LOW		$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$			6.0	11	

#### Output Transistors (Note 4)

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{(BR)CBO}$	Collector to Base Breakdown Voltage	$I_C = 100 \mu\text{A}$ , $I_E = 0 \mu\text{A}$	35			V
$V_{(BR)CER}$	Collector to Base Breakdown Voltage	$I_C = 100 \mu\text{A}$ , $R_{BE} = 500 \Omega$	30			V
$V_{(BR)EBO}$	Emitter to Base Breakdown Voltage	$I_E = 100 \mu\text{A}$ , $I_C = 0 \mu\text{A}$	5.0			V
$h_{FE}$	Static Forward Current Transfer Ratio <sup>3</sup>	$V_{CE} = 3.0 \text{ V}$ , $I_C = 100 \text{ mA}$ , $T_A = 25^\circ\text{C}$	25			
		$V_{CE} = 3.0 \text{ V}$ , $I_C = 300 \text{ mA}$ , $T_A = 25^\circ\text{C}$	30			
		$V_{CE} = 3.0 \text{ V}$ , $I_C = 100 \text{ mA}$	20			
		$V_{CE} = 3.0 \text{ V}$ , $I_C = 300 \text{ mA}$	25			
$V_{BE(sat)}$	Base to Emitter Voltage <sup>3</sup>	$I_B = 10 \text{ mA}$ , $I_C = 100 \text{ mA}$		0.85	1.0	V
		$I_B = 30 \text{ mA}$ , $I_C = 300 \text{ mA}$		1.05	1.2	
$V_{CE(sat)}$	Collector to Emitter Saturation Voltage <sup>3</sup>	$I_B = 10 \text{ mA}$ , $I_C = 100 \text{ mA}$		0.25	0.4	V
		$I_B = 30 \text{ mA}$ , $I_C = 300 \text{ mA}$		0.5	0.7	

# $\mu$ A75450/60/70 Series

$\mu$ A75450 (Cont.)

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

**AC Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$

## TTL Gates

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75450B			Unit
				Min	Typ	Max	
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$C_L = 15 \text{ pF}, R_L = 400 \Omega$	12		12	22	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				8.0	15	

## Output Transistors

Symbol	Characteristic	Condition <sup>3</sup>	Test Figure	Min	Typ	Max	Unit
$t_d$	Delay Time	$I_C = 200 \text{ mA}, V_{BE(\text{off})} = -1.0 \text{ V}, I_{B(1)} = 20 \text{ mA}, I_{B(2)} = -40 \text{ mA}, C_L = 15 \text{ pF}, R_L = 50 \Omega$	13		8.0	15	ns
$t_r$	Rise Time				12	20	ns
$t_s$	Storage Time				7.0	15	ns
$t_f$	Fall Time				6.0	15	ns

9

## Gates and Transistors Combined


Symbol	Characteristic	Condition	Test Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_C = 200 \text{ mA}, C_L = 15 \text{ pF}, R_L = 50 \Omega$	14		20	30	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				20	30	ns
$t_{TLH}$	Transition Time, LOW to HIGH				7.0	12	ns
$t_{THL}$	Transition Time, HIGH to LOW				9.0	15	ns
$V_{OH}$	HIGH Level Output Voltage After Switching	$V_I = 20 \text{ V}, I_C \approx 300 \text{ mA}, R_{BE} = 500 \Omega$	15	$V_I - 6.5$			mV

### Notes

- All typical values are at  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time.
- These parameters must be measured using the pulse techniques.  
 $t_w = 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Voltage and current values shown are nominal; exact values vary slightly with transistor parameter.

## $\mu$ A75451, $\mu$ A75461, $\mu$ A75471 Dual Positive AND Peripheral Drivers

### Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Truth Table


Inputs		Output
X	Y	Z
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

H = HIGH Level, L = LOW Level

### Order Information

Device Code	Package Code	Package Description
$\mu$ A75451RC	6T	Ceramic DIP
$\mu$ A75451SC	KC	Molded Surface Mount
$\mu$ A75451TC	9T	Molded DIP
$\mu$ A75461TC	9T	Molded DIP
$\mu$ A75471TC	9T	Molded DIP

### Equivalent Circuit (1/2 of Circuit)



### Notes

Component values shown are nominal.  
All resistor values in ohms.

# $\mu$ A75450/60/70 Series

## $\mu$ A75451

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

### DC Characteristics

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75451			Unit
				Min	Typ <sup>1</sup>	Max	
$V_{IH}$	Input Voltage HIGH		7	2.0			V
$V_{IL}$	Input Voltage LOW		7			0.8	V
$V_{CD}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	8			-1.5	V
$I_{OH}$	Output Current HIGH <sup>2</sup>	$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$	7			100	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	7		0.25	0.4	V
		$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$			0.5	0.7	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	9			1.0	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	9			40	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	8		-1.0	-1.6	mA
$I_{CCH}$	Supply Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$	10		7.0	11	mA
$I_{CCL}$	Supply Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$			52	65	mA

**AC Characteristics**  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Test Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$	14		18	25	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				25	25	ns
$t_{TLH}$	Transition Time, LOW to HIGH				5.0	8.0	ns
$t_{THL}$	Transition Time, HIGH to LOW				7.0	12	ns
$V_{OH}$	HIGH Level Output Voltage After Switching <sup>3</sup>	$I_O \approx 300 \text{ mA}$	15	$V_I - 6.5$			mV

# $\mu$ A75450/60/70 Series

## $\mu$ A75461, $\mu$ A75471

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

### DC Characteristics

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75461			$\mu$ A75471			Unit
				Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
$V_{IH}$	Input Voltage HIGH		7	2.0			2.0			V
$V_{IL}$	Input Voltage LOW		7			0.8			0.8	V
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	8		-1.2	-1.5		-1.2	-1.5	V
$I_{OH}$	Output Current HIGH <sup>2</sup>	$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$	7			100			100	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	7		0.16	0.4		0.16	0.4	V
		$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$			0.35	0.7		0.35	0.7	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	9			1.0			1.0	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	9			40			40	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	8		-1.0	-1.6		-1.0	-1.6	mA
$I_{CCH}$	Supply Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$	10		8.0	11		8.0	11	mA
$I_{CCL}$	Supply Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$			61	76		61	76	mA

### AC Characteristics $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Test Figure	$\mu$ A75461			$\mu$ A75471			Unit
				Min	Typ	Max	Min	Typ	Max	
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$	14		35	55		35	55	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				25	40		25	40	ns
$t_{TLH}$	Transition Time, LOW to HIGH				8	20		8.0	20	ns
$t_{THL}$	Transition Time, HIGH to LOW				10	20		10	20	ns
$V_{OH}$	HIGH Level Output Voltage After Switching <sup>3</sup>	$I_O \approx 300 \text{ mA}$	15	$V_I - 10$			$V_I - 18$			mV

#### Notes

- All typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .
- $V_{OH} = 30 \text{ V}$  for  $\mu$ A75451,  $35 \text{ V}$  for  $\mu$ A75461,  $80 \text{ V}$  for  $\mu$ A75471.
- $V_I = 20 \text{ V}$  for  $\mu$ A75451,  $30 \text{ V}$  for  $\mu$ A75461,  $55 \text{ V}$  for  $\mu$ A75471.

**$\mu$ A75452,  $\mu$ A75462,  $\mu$ A75472  
Dual Positive NAND Peripheral Driver**

**Connection Diagram  
8-Lead DIP and SO-8 Package  
(Top View)**




CD00241F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A75452SC	KC	Molded Surface Mount
$\mu$ A75452TC	9T	Molded DIP
$\mu$ A75462TC	9T	Molded DIP
$\mu$ A75472TC	9T	Molded DIP

**Equivalent Circuit (1/2 of Circuit)**



BD00221F

**Notes**

Component values shown are nominal.  
All resistor values in ohms.

# $\mu$ A75450/60/70 Series

## $\mu$ A75452

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

### DC Characteristics

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75452B			Unit
				Min	Typ <sup>1</sup>	Max	
$V_{IH}$	Input Voltage HIGH		7	2.0			V
$V_{IL}$	Input Voltage LOW		7			0.8	V
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	8			-1.5	V
$I_{OH}$	Output Current HIGH <sup>2</sup>	$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$	7			100	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	7		0.25	0.4	V
		$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$ , $I_{OL} = 300 \text{ mA}$			0.5	0.7	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	9			1.0	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	9			40	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	8		-1.0	-1.6	mA
$I_{CCH}$	Supply Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$	10		11	14	mA
$I_{CCL}$	Supply Current LOW	$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$			56	71	mA

## $\mu$ A75452

**AC Characteristics**  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Test Figure	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$	14		25	35	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				22	35	ns
$t_{TLH}$	Transition Time, LOW to HIGH				5.0	8.0	ns
$t_{THL}$	Transition Time, HIGH to LOW				7.0	12	ns
$V_{OH}$	HIGH Level Output Voltage After Switching <sup>3</sup>	$I_O \approx 300 \text{ mA}$	15	$V_I - 6.5$			mV

# $\mu$ A75450/60/70 Series

## $\mu$ A75462/ $\mu$ A75472

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

### DC Characteristics

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75462			$\mu$ A75472			Unit
				Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
$V_{IH}$	Input Voltage HIGH		7	2.0			2.0			V
$V_{IL}$	Input Voltage LOW		7			0.8			0.8	V
$V_{CD}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	8		-1.2	-1.5		-1.2	-1.5	V
$I_{OH}$	Output Current HIGH <sup>2</sup>	$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$	7			100			100	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	7		0.16	0.4		0.16	0.4	V
		$V_{CC} = \text{Min}$ , $V_{IH} = 2.0 \text{ V}$ , $I_{OL} = 300 \text{ mA}$			0.35	0.7		0.35	0.7	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	9			1.0			1.0	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	9			40			40	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	8		-1.0	-1.6		-1.0	-1.6	mA
$I_{CCH}$	Supply Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$	10		13	17		13	17	mA
$I_{CCL}$	Supply Current LOW	$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$			65	76		65	76	mA

### AC Characteristics $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Test Figure	$\mu$ A75462			$\mu$ A75472			Unit
				Min	Typ	Max	Min	Typ	Max	
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$	14		50	65		45	65	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				40	50		30	50	ns
$t_{TLH}$	Transition Time, LOW to HIGH				12	25		13	25	ns
$t_{THL}$	Transition Time, HIGH to LOW				15	20		10	20	ns
$V_{OH}$	HIGH Level Output Voltage After Switching <sup>3</sup>	$I_O \approx 300 \text{ mA}$	15	$V_I - 10$			$V_I - 18$			mV

#### Notes

- All typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .
- $V_{OH} = 30 \text{ V}$  for  $\mu$ A75452, 35 V for  $\mu$ A75462, 80 V for  $\mu$ A75472.
- $V_S = 20 \text{ V}$  for  $\mu$ A75452, 30 V for  $\mu$ A75462 and 55 V for  $\mu$ A75472.

## $\mu$ A75453 Dual Positive OR Peripheral Drivers

### Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



CD00251F

Truth Table


Inputs		Output	
1	2		
L	L	L	(on state)
L	H	H	(off state)
H	L	H	(off state)
H	H	H	(off state)

H = HIGH Level, L = LOW Level

### Order Information

Device Code	Package Code	Package Description
$\mu$ A75453RC	6T	Ceramic DIP
$\mu$ A75453SC	KC	Molded Surface Mount
$\mu$ A75453TC	9T	Molded DIP

### Equivalent Circuit (1/2 of Circuit)



BD00281F

### Notes

Component values shown are nominal.  
All resistor values in ohms.

# $\mu$ A75450/60/70 Series

$\mu$ A75453

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

## DC Characteristics

Symbol	Characteristic	Condition	Test Figure	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		7	2.0			V
$V_{IL}$	Input Voltage LOW		7			0.8	V
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$	8			-1.5	V
$I_{OH}$	Output Current HIGH	$V_{CC} = \text{Min}$ , $V_{OH} = 30 \text{ V}$ , $V_{IH} = 2.0 \text{ V}$	7			100	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$	7		0.25	0.4	V
		$V_{CC} = \text{Min}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$			0.5	0.7	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$	9			1.0	mA
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.4 \text{ V}$	9			40	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$	8		-1.0	-1.6	mA
$I_{CCH}$	Supply Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 5.0 \text{ V}$	11		8.0	11	mA
$I_{CCL}$	Supply Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0 \text{ V}$			54	68	mA

**AC Characteristics**  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Test Figure	$\mu$ A75453			Unit
				Min	Typ	Max	
$t_{PLH}$	Propagation Delay Time, LOW to HIGH	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$	14		18	25	ns
$t_{PHL}$	Propagation Delay Time, HIGH to LOW				16	25	ns
$t_{TLH}$	Transition Time, LOW to HIGH				5.0	8.0	ns
$t_{THL}$	Transition Time, HIGH to LOW				7.0	12	ns
$V_{OH}$	HIGH Level Output Voltage After Switching	$V_I = 20 \text{ V}$ , $I_O \approx 300 \text{ mA}$	15	$V_I - 6.5$			mV


### Notes

1. All typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


### Characteristics Measurement Information

#### DC Test Circuits (Note 1)


**Figure 1**  $V_{IH}$ ,  $V_{OL}$  (Note 2)



**Figure 2**  $V_{IL}$ ,  $V_{OH}$  (Note 3)




**Figure 3**  $V_{IC}$ ,  $I_{IL}$  (Notes 3 and 4)




#### Notes

1. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
2. Both inputs are tested simultaneously.
3. Each input is tested separately.
4. When testing  $V_{IC}$ , input not under test is open.
5. Each gate is tested separately.
6. Both gates are tested simultaneously.


**Figure 4**  $I_L$ ,  $I_{IH}$  (Note 3)




**Figure 5**  $I_{OS}$  (Note 5)



**Figure 6**  $I_{CCH}$ ,  $I_{CCL}$  (Note 6)



**Figure 7**  $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$  (Note 3)




**Characteristics Measurement Information (Cont.)**

**DC Test Circuits (Note 5)**

**Test Table 2**

Circuit	Input Under Test	Other Input	Output	
			Apply	Measure
$\mu$ A754X1	$V_{IH}$ $V_{IL}$	$V_{IH}$ $V_{CC}$	$V_{OH}$ $I_{OL}$	$I_{OH}$ $V_{OL}$
$\mu$ A754X2	$V_{IH}$ $V_{IL}$	$V_{IH}$ $V_{CC}$	$I_{OL}$ $V_{OH}$	$V_{OL}$ $I_{OH}$
$\mu$ A754X3	$V_{IH}$ $V_{IL}$	GND $V_{IL}$	$V_{OH}$ $I_{OL}$	$I_{OH}$ $V_{OL}$


**Figure 8  $V_{IC}$ ,  $I_{IL}$  (Note 1)**




**Notes**

1. Each input is tested separately.
2. When testing  $I_{IL}$ ,  $\mu$ A75400, the input not under test is grounded. For all other circuits it is at 4.5 V.
3. When testing  $V_{IC}$ , input not under test is open.
4. Both gates are tested simultaneously.
5. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


**Figure 9  $I_B$ ,  $I_{IH}$  (Note 1)**



**Figure 10  $I_{CCH}$ ,  $I_{CCL}$  for AND, NAND Circuits (Note 4)**





**Figure 11  $I_{CCH}$ ,  $I_{CCL}$  for OR, NOR Circuits (Note 4)**



**Characteristics Measurement Information (Cont.)**

**Switching Characteristics**



**Figure 12 Propagation Delay Times, Each Gate  
( $\mu$ A75450 Only)**



**Notes**

1. The pulse generator has the following characteristics:  
PRR = 1.0 MHz,  $Z_O \approx 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3. All diodes are FD777.

**Figure 13 Switching Times, Each Transistor  
( $\mu$ A75450 Only)**




**Notes**

1. The pulse generator has the following characteristics:  
duty cycle  $\leq 1\%$ ,  $Z_O \approx 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.

## Characteristics Measurement Information (Cont.)


### Switching Characteristics

Figure 14 Switching Times of Complete Drivers




#### Notes

1. The pulse generator has the following characteristics:  
PRR = 1.0 MHz,  $Z_O \approx 50 \Omega$ .
2. When testing  $\mu$ A75450, connect output Y to transistor base with a 500  $\Omega$  resistor to ground.
3.  $C_L$  includes probe and jig capacitance.




9

Figure 15 Latch-up Test of Complete Drivers



#### Notes

1. The pulse generator has the following characteristics:  
PRR = 12.5 kHz,  $Z_O \approx 50 \Omega$ .
2. When testing  $\mu$ A75450, connect output Y to transistor base with a 500  $\Omega$  resistor from there to ground, and ground the substrate terminal.
3.  $C_L$  includes probe and jig capacitance.



# $\mu$ A75491 • $\mu$ A75492

## MOS To LED Segment And Digit Drivers

Linear Division Interface Products

**Description**

The  $\mu$ A75491 LED Quad Segment Driver interfaces MOS signals to common cathode LED displays. High output current capability makes the device ideal for use in time multiplex systems using the segment address or digit scan method of driving LEDs to minimize the number of drivers required.

The  $\mu$ A75492 Hex LED/Lamp Driver converts MOS signals to high output currents for LED display digit select or lamp select. The high output current capability makes this device ideal for use in time multiplex systems using the segment address or digit scan method of driving LEDs to minimize the number of drivers required.

 **$\mu$ A75491**

- 50 mA Source Or Sink Capability
- Low Input Currents For MOS Compatibility
- Low Standby Power
- Four High Gain Darlington Circuits

 **$\mu$ A75492**

- 250 mA Sink Capability
- MOS Compatible Inputs
- Low Standby Power
- Six High Gain Darlington Circuits

**Absolute Maximum Ratings**


Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1,2</sup>	1.04 W
Supply Voltage	10 V
Input Voltage <sup>3</sup>	-5.0 V to V <sub>SS</sub>
Collector (Output) Voltage <sup>4</sup>	10 V
Collector (Output) to Input Voltage	10 V
Emitter to Ground Voltage (V <sub>I</sub> ≥ 5.0 V) $\mu$ A75491	10 V
Emitter to Input Voltage $\mu$ A75491	5.0 V
Continuous Collector Current $\mu$ A75491	50 mA
$\mu$ A75492	250 mA
Collector Output Current (all collectors) $\mu$ A75492	600 mA

**Notes**

1. T<sub>J Max</sub> = 150°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 8.3 mW/°C.
3. The input is the only device terminal which may be negative with respect to ground.
4. Voltage values are with respect to network ground terminal unless otherwise noted.

**Connection Diagram**

14-Lead DIP  
(Top View)




CD00860F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A75491PC	9A	Molded DIP

**Connection Diagram**

14-Lead DIP  
(Top View)




CD00860F


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A75492PC	9A	Molded DIP

**Equivalent Circuit (1/2 of  $\mu$ A75491)**



**Equivalent Circuit (1/3 of  $\mu$ A75492)**



**Truth Tables**

**$\mu$ A75491**

INPUTS	OUTPUTS	
	1E-4E	1C-4C
L	L	H
H	H	L

**$\mu$ A75491**

**Electrical Characteristics**  $V_{SS} = 10$  V,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

**DC Characteristics**

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{CEL}$	LOW Level Collector to Emitter Voltage	$V_I = 8.5$ V through 1.0 k $\Omega$ ,	$I_{OL} = 50$ mA, $V_E = 5.0$ V,		0.9	1.2	V
		$T_A = 25^\circ\text{C}$			0.9	1.5	V
$I_{CH}$	Collector Current HIGH	$V_{CH} = 10$ V	$V_E = 0$ V, $V_I = 0.7$ V		100	$\mu$ A	
		$V_{CH} = 10$ V	$V_E = 0$ V, $I_I = 40$ $\mu$ A		100		
$I_I$	Input Current at Maximum Input Voltage	$V_I = 10$ V	$I_{OL} = 20$ mA	2.0	3.3	mA	
$I_{ER}$	Reverse Biased Emitter Current	$I_C = 0$ V, $V_I = 0$ V, $V_E = 5.0$ V			100	$\mu$ A	
$I_{SS}$	Supply Current				1.0	mA	

**μA75491 (Cont.)**  
**Electrical Characteristics**

**AC Characteristics**  $V_{SS} = 7.5$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
t <sub>PHL</sub>	Propagation Delay Time	$R_L = 200 \Omega$ , $V_{IH} = 4.5$ V $C_L = 15 \text{ pF}$ , $V_E = 0$ V		20		ns
t <sub>PLH</sub>				100		ns

**μA75492**

**Electrical Characteristics**  $V_{SS} = 10$  V,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.



**DC Characteristics**

Symbol	Characteristic	Condition	Min	Typ	Max	Unit	
V <sub>OL</sub>	Output Voltage LOW	$V_I = 6.5$ V through 1.0 kΩ, $I_{OL} = 250$ mA, $T_A = 25^\circ\text{C}$		0.9	1.2	V	
		$V_I = 6.5$ V through 1.0 kΩ, $I_{OL} = 250$ mA		0.9	1.5		
I <sub>OH</sub>	Output Current HIGH	$V_{OH} = 10$ V			200	μA	
		$V_{OH} = 10$ V			200		
I <sub>I</sub>	Input Current at Maximum Input Voltage	$V_I = 10$ V			2.0	3.3	mA
I <sub>SS</sub>	Supply Current				1.0	mA	

**AC Characteristics**  $V_{SS} = 7.5$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
t <sub>PHL</sub>	Propagation Delay Time	$R_L = 39 \Omega$ , $V_I = 7.5$ V $C_L = 15 \text{ pF}$		30		ns
				300		ns

**Test Circuit and Waveforms**



**Notes**


1. The pulse generator has the following characteristics:  
 $\text{PRR} = 100$  kHz,  $t_w = 1.0 \mu\text{s}$ ,  $Z_0 = 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.

### Typical Applications

#### Interfacing Between MOS Calculator Circuit and LED Multi-Digit Display

This example of time multiplexing the individual digits in a visible display minimizes display circuitry. Up to twelve dig-

its of a 7-segment display plus decimal point may be displayed using only three  $\mu$ A75491 and two  $\mu$ A75492 drivers.



# $\mu$ A9614

## Dual Differential Line Driver

Linear Division Interface Products

**Description**

The  $\mu$ A9614 is a TTL compatible dual differential line driver. It is designed to drive transmission lines either differentially or single ended, back matched or terminated. The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent leads. This allows multiplex operation (wired-OR) at the driving site in either the single ended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other (See Applications). The active pull-up is short circuit protected and offers a low output impedance to allow back matching. The two pairs of outputs are complementary, providing NAND and AND functions of the inputs and adding greater flexibility. The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.

- Single 5.0 V Supply
- TTL Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Output Clamp Diodes For Termination Of Line Transients
- Complementary Outputs For NAND/AND Operation
- Uncommitted Collector Outputs For Wired-OR Application
- Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A9614M)	-55°C to +125°C
Commercial ( $\mu$ A9614C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

 $V_{CC}$  Lead Potential to Ground Lead

-0.7 V to +7.0 V

## Input Voltage

-0.5 V to +5.5 V


## Voltage Supplied to Outputs

(Open Collectors) -0.5 V to +12 V

**Note**1.  $T_{J\ Max} = 175^\circ\text{C}$  for the Ceramic DIP, and  $150^\circ\text{C}$  for the Molded DIP.2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 16L-Ceramic DIP at  $10 \text{ mW}/^\circ\text{C}$ , and 16L-Molded DIP at  $8.3 \text{ mW}/^\circ\text{C}$ .**Connection Diagram**

## 16-Lead DIP

## (Top View)



CD00301F


**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9614DM	6B	Ceramic DIP
$\mu$ A9614DC	6B	Ceramic DIP
$\mu$ A9614PC	9B	Molded DIP

**Truth Table**

INPUTS			OUTPUTS	
3	2	1	1	2
L	L	L	H	L
L	L	H	H	L
L	H	L	H	L
L	H	H	H	L
H	L	L	H	L
H	L	H	H	L
H	H	L	H	L
H	H	H	L	H

Equivalent Circuit (1/2 of circuit)



BD00271F

Note

All resistor values in ohms.

**$\mu$ A9614****Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
$V_{OL}$	Output Voltage LOW	$I_{OL} = 40 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$		400		200	400		400	mV
$V_{OH1}$	Output Voltage HIGH	$I_{OH} = -10 \text{ mA}$ , $V_{CC} = 4.5 \text{ V}$	2.4		2.4	3.2		2.4		V
$V_{OH2}$		$I_{OH} = -20 \text{ mA}$ , $V_{CC} = 4.5 \text{ V}$	2.0		2.0	2.6		2.0		V
$I_{OS}$	Output Short Circuit Current	$V_O = 0 \text{ V}$ $V_{CC} = 5.5 \text{ V}$			-40	-90	-120			mA
$I_{CEX}$	Output Leakage Current	$V_{CEX} = 12.0 \text{ V}$ $V_{CC} = 5.5 \text{ V}$				10	100		200	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_I = 0.4 \text{ V}$ $V_{CC} = 5.5 \text{ V}$		-1.60		-1.10	-1.60		-1.60	mA
$I_{IH}$	Input Current HIGH	$V_I = 4.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$				35	60		100	$\mu\text{A}$
$V_{IL}$	Input Voltage LOW	$V_{CC} = 5.5 \text{ V}$		0.8		1.3	0.8		0.8	V
$V_{IH}$	Input Voltage HIGH	$V_{CC} = 4.5 \text{ V}$	2.0		2.0	1.5		2.0		V
$V_{OC}$	Clamp Output Voltage LOW	$I_{OC} = -40 \text{ mA}$ $V_{CC} = 5.5 \text{ V}$				-0.8	-1.5			V
$I_{CC}$	Supply Current	Inputs = 0 V $V_{CC} = 5.5 \text{ V}$				34	50			mA
$I_{Max}$	Supply Current	Inputs = 0 V $V_{Max} = 7.0 \text{ V}$				46	65			mA
$t_{PLH}$	Turn-Off Time	$C_L = 30 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$ (See AC Circuit) $V_M = 1.5 \text{ V}$				14	20			ns
$t_{PHL}$	Turn-On Time					18	20			ns
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = 4.5 \text{ V}$ $I_{IC} = -12 \text{ mA}$				-1.0	-1.5			V


**$\mu$ A9614C**

**Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	0°C		25°C			70°C		<b>Unit</b>
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
$V_{OL}$	Output Voltage LOW	$I_{OL} = 40 \text{ mA}$ $V_{CC} = 4.75 \text{ V}$		450		200	450		450	mV
$V_{OH1}$	Output Voltage HIGH	$I_{OH} = -10 \text{ mA}$ , $V_{CC} = 4.75 \text{ V}$	2.4		2.4	3.2		2.4		V
$V_{OH2}$		$I_{OH} = -40 \text{ mA}$ , $V_{CC} = 4.75 \text{ V}$	2.0		2.0	2.6		2.0		V
$I_{OS}$	Output Short Circuit Current	$V_O = 0 \text{ V}$ $V_{CC} = 5.25 \text{ V}$			-40	-90	-120			mA
$I_{CEX}$	Output Leakage Current	$V_{CEX} = 5.25 \text{ V}$ $V_{CC} = 5.25 \text{ V}$				10	100		200	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_I = 0.45 \text{ V}$ $V_{CC} = 5.25 \text{ V}$		-1.60		-1.10	-1.60		-1.60	mA
$I_{IH}$	Input Current HIGH	$V_I = 4.5 \text{ V}$ $V_{CC} = 5.25 \text{ V}$				35	60		100	$\mu\text{A}$
$V_{IL}$	Input Voltage LOW	$V_{CC} = 5.25 \text{ V}$		0.8		1.3	0.8		0.8	V
$V_{IH}$	Input Voltage HIGH	$V_{CC} = 4.75 \text{ V}$	2.0		2.0	1.5		2.0		V
$V_{OC}$	Clamp Output Voltage LOW	$I_{OC} = -40 \text{ mA}$ $V_{CC} = 5.25 \text{ V}$				-0.8	-1.5			V
$I_{CC}$	Supply Current	Inputs = 0 V $V_{CC} = 5.25 \text{ V}$				33	50			mA
$I_{Max}$	Supply Current	Inputs = 0 V $V_{Max} = 7.0 \text{ V}$				46	70			mA
$t_{PLH}$	Turn-Off Time	$C_L = 30 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$ (See AC Circuit) $V_M = 1.5 \text{ V}$				14	30			ns
$t_{PHL}$	Turn-On Time					18	30			ns
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = 4.75 \text{ V}$ $I_{IC} = -12 \text{ mA}$				-1.0	-1.5			V


### Typical Performance Curves

**Active Pull-Down Output Current LOW vs Output Voltage LOW**




PC02242F

**Active Pull-Up Output Current HIGH vs Output Voltage HIGH**




PC02252F

**Logic Levels vs Ambient Temperature**




PC02282F

**Supply Current vs Supply Voltage**




PC02271F

**Supply Current vs Temperature**




PC02281F

**Supply Current vs Operating Frequency**




PC02291F

**Propagation Delay Time vs Temperature**




PC02301F

**Transfer Characteristics vs Temperature**




PC02312F

**Transfer Characteristics vs Supply Voltage**




PC02322F

### AC Test Circuit and Waveforms



CR00582F




WF00091F

9

Input Pulse  
Frequency = 500 kHz  
Amplitude =  $3.0 \pm 0.1$  V  
Pulse Width =  $110 \pm 10$  ns  
 $t_r = t_f \leqslant 5.0$  ns

### Typical Applications

#### Differential Mode Expansion Multiplex Operation




CR00591F

Only one driver is enabled at one time

Expand by tying NAND active pull-down outputs together and by tying AND active pull-up outputs together. The drivers can be inhibited by taking one input to ground.

**Typical Applications (Cont.)**


**Simplex — Differential Operation**



CR00601F

See  $\mu$ A9615 data sheet for operation of  $\mu$ A9615

**Typical Reflection Diagram**



PC02332F

See  $\mu$ A9621 data sheet for usage of reflection diagram

# $\mu$ A9615

## Dual Differential Line Receiver

Linear Division Interface Products

**Description**

The  $\mu$ A9615 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the extended and industrial temperature ranges using a single 5.0 V supply. It can receive differential data in the presence of high level ( $\pm 15$  V) common mode voltages and deliver undisturbed TTL logic to the output.

The response time can be controlled by use of an external capacitor. A strobe and a  $130\ \Omega$  terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent lead to allow either wired-OR or active pull-up TTL output configuration.

- TTL Compatible Output
- High Common Mode Voltage Range
- Choice Of An Uncommitted Collector Or Active Pull-Up
- Strobe
- Extended Temperature Range
- Single 5.0 V Supply Voltages
- Frequency Response Control
- $130\ \Omega$  Terminating Resistor

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A9615M)	-55°C to +125°C
Commercial ( $\mu$ A9615C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V <sub>CC</sub> Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage Referred to Ground	$\pm 20$ V
Voltage Applied to Outputs for High Output State without Active Pull-up	-0.5 V to +13.2 V
Voltage Applied to Strobe	-0.5 V to +5.5 V


**Note**

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Connection Diagram**

## 16-Lead DIP

(Top View)




CD00840F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9615DM	6B	Ceramic DIP
$\mu$ A9615DC	6B	Ceramic DIP
$\mu$ A9615PC	9B	Molded DIP

## **Equivalent Circuit (1/2 of Circuit)**



— — — = COMMON TO BOTH CHANNELS

EQ00220F

**$\mu$ A9615**

**Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	$T = -55^\circ\text{C}$		$T = 25^\circ\text{C}$			$T = +125^\circ\text{C}$		Unit
			Min	Max	Min	Typ	Max	Min	Max	
$V_{OL}$	Output Voltage LOW	$V_{CC} = 4.5 \text{ V}$ , $V_O = (\text{Note 2})$ , $I_{OL} = 15.0 \text{ mA}$ , $V_{DIFF} = 0.5 \text{ V}$		0.40		0.18	0.40		0.40	V
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 4.5 \text{ V}$ , $V_O = (\text{Note 2})$ , $I_{OH} = -5.0 \text{ mA}$ , $V_{DIFF} = -0.5 \text{ V}$	2.2		2.4	3.2		2.4		V
$I_{CEX}$	Output Leakage Current	$V_{CC} = 4.5 \text{ V}$ , $V_{CEX} = 12 \text{ V}$ , $V_{DIFF} = V_{CC}$					100		200	$\mu\text{A}$
$I_{OS}$	Output Short Circuit Current	$V_{CC} = 5.5 \text{ V}$ , $V_{OS} = 0 \text{ V}^2$ , $V_{DIFF} = -0.5 \text{ V}$			-15	-39	-80			mA
$I_I$	Input Current	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$ , Other input = 5.5 V		-0.9		-0.49	-0.7		-0.7	mA
$I_{I(ST)}$	Strobe Input Current	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$				-1.15	-2.4			mA
$I_{I(R-C)}$	Response Control Input Current	$V_{CC} = 5.5 \text{ V}$ , $V_{I(R-C)} = 0.4 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$			-1.2	-3.4				mA
$V_{CM}$	Common Mode Voltage	$V_{CC} = 5.0 \text{ V}$ , $V_{DIFF} = 1.0 \text{ V}$	-15	+15	-15	$\pm 17.5$	+15	-15	+15	V
$I_{R(ST)}$	Strobe Input Leakage Current	$V_{CC} = 4.5 \text{ V}$ , $V_R = 4.5 \text{ V}$ , $V_{DIFF} = -0.5 \text{ V}$					2.0		5.0	$\mu\text{A}$
$R_I$	Input Resistance	$V_{CC} = 5.0 \text{ V}$ , $V_{I(R)} = 1.0 \text{ V}$ , +Input = GND			77	130	167			$\Omega$
$V_{TH}$	Differential Input Threshold Voltage <sup>3</sup>	$V_{CC} = 5.0 \text{ V} \pm 10\%$ , $V_{CM} = 0 \text{ V}$	-500	+500	-500	+80	+500	-500	+500	mV
		$V_{CC} = 5.0 \text{ V} \pm 10\%$ , $-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$	-1.0	+1.0	-1.0		+1.0	-1.0	+1.0	V
$I_{CC}$	Supply Current	$V_{CC} = 5.5 \text{ V}$ , -Inputs = 0 V, +Inputs = 0.5 V				28.7	50			mA
$t_{PLH}$	Turn-Off Time	$V_{CC} = 5.0 \text{ V}$ , $R_L = 3.9 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$ , Figure 1				30	50			ns

# $\mu$ A9615

$\mu$ A9615 (Cont.)

**Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	$T = -55^\circ\text{C}$		$T = 25^\circ\text{C}$			$T = +125^\circ\text{C}$		Unit
			Min	Max	Min	Typ	Max	Min	Max	
$t_{PHL}$	Turn-On Time	$V_{CC} = 5.0 \text{ V}$ , $R_L = 390 \Omega$ , $C_L = 30 \text{ pF}$ , Figure 1				30	50			ns

$\mu$ A9615C

**Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	$T = 0^\circ\text{C}$		$T = 25^\circ\text{C}$			$T = 70^\circ\text{C}$		Unit
			Min	Max	Min	Typ	Max	Min	Max	
$V_{OL}$	Output Voltage LOW	$V_{CC} = 4.75 \text{ V}$ , $V_O = (\text{Note 2})$ , $I_{OL} = 15.0 \text{ mA}$ , $V_{DIFF} = 0.5 \text{ V}$		0.45		0.25	0.45		0.45	V
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 4.75 \text{ V}$ , $V_O = (\text{Note 2})$ , $I_{OH} = -5.0 \text{ mA}$ , $V_{DIFF} = -0.5 \text{ V}$	2.4		2.4	3.3		2.4		V
$I_{CEX}$	Output Leakage Current	$V_{CC} = 4.75 \text{ V}$ , $V_{CEX} = 5.25 \text{ V}$ , $V_{DIFF} = V_{CC}$					100		200	$\mu\text{A}$
$I_{OS}$	Output Short Circuit Current	$V_{CC} = 5.25 \text{ V}$ , $V_{OS} = 0 \text{ V}^2$ , $V_{DIFF} = -0.5 \text{ V}$			-14		-100			mA
$I_I$	Input Current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 0.45 \text{ V}$ , Other Input = 5.25 V		-0.9		-0.49	-0.7		-0.7	mA
$I_{I(ST)}$	Strobe Input Current	$V_{CC} = 5.25 \text{ V}$ , $V_I = 0.45 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$				-1.15	-2.4			mA
$I_{I(R-C)}$	Response Control Input Current	$V_{CC} = 5.25 \text{ V}$ , $V_{I(R-C)} = 0.4 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$			-1.2	-3.4				mA
$V_{CM}$	Common Mode Voltage	$V_{CC} = 5.0 \text{ V}$ , $V_{DIFF} = 1.0 \text{ V}$	-15	+15	-15	$\pm 17.5$	+15	-15	+15	V
$I_{R(ST)}$	Strobe Input Leakage Current	$V_{CC} = 4.75 \text{ V}$ , $V_R = 4.5 \text{ V}$ , $V_{DIFF} = -0.5 \text{ V}$					5.0		10	$\mu\text{A}$

# **$\mu$ A9615**

## **$\mu$ A9615C (Cont.)**

**Electrical Characteristics**  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $T_A = {}^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.


<b>Symbol</b>	<b>Characteristic</b>	<b>Condition<sup>1</sup></b>	<b><math>T = 0^\circ\text{C}</math></b>		<b><math>T = 25^\circ\text{C}</math></b>			<b><math>T = 70^\circ\text{C}</math></b>		<b>Unit</b>
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
$R_I$	Input Resistance	$V_{CC} = 5.0 \text{ V}$ , $V_{I(R)} = 1.0 \text{ V}$ , + Input = GND			74	130	179			$\Omega$
$V_{TH}$	Differential Input Threshold Voltage <sup>3</sup>	$V_{CC} = 5.0 \text{ V} \pm 5\%$ , $V_{CM} = 0 \text{ V}$	-500	+500	-500	+80	+500	-500	+500	mV
		$V_{CC} = 5.0 \text{ V} \pm 5\%$ , $-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$	-1.0	+1.0	-1.0		+1.0	-1.0	+1.0	V
$I_{CC}$	Supply Current	$V_{CC} = 5.25 \text{ V}$ , + Inputs = 0.5 V, - Inputs = 0 V				28.7	50			mA
$t_{PLH}$	Turn-Off Time	$V_{CC} = 5.0 \text{ V}$ , $R_L = 3.9 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$ , Figure 1				30	75			ns
$t_{PHL}$	Turn-On Time	$V_{CC} = 5.0 \text{ V}$ , $R_L = 390 \Omega$ , $C_L = 30 \text{ pF}$ , Figure 1				30	75			ns

### **Notes**

1.  $V_{DIFF}$  is a differential input voltage referred from +IN A to -IN A and from +IN B to -IN B.
2. Connect Output A to Active Pull-up A and Output B to Active Pull-up B.
3. See input output transfer characteristic graphs on following pages.


### Typical Performance Curves for $\mu$ A9615 and $\mu$ A9615C

**Output Voltage LOW vs  
Output Current LOW**




PC06311F

**Output Voltage HIGH vs  
Output Current HIGH**




PC06321F

**Output Voltage HIGH vs  
Ambient Temperature**




PC06331F

**Input/Output Transfer  
Characteristics vs  $V_{CC}$**




PC06341F

**Input/Output Transfer  
Characteristics vs Temperature**




PC06351F

**Strobe Input/Output Transfer  
Characteristics vs  $V_{CC}$**




PC06361F

**Strobe Input/Output Transfer  
Characteristic vs Ambient  
Temperature**




PC06371F

**Output Voltage vs  
Common Mode Voltage**



PC06381F


**Input Current vs Input Voltage**




PC06391F

**Typical Performance Curves for  $\mu$ A9615 and  $\mu$ A9615C (Cont.)**


**Supply Current vs Supply Voltage**



**Supply Current vs Ambient Temperature**





**Switching Time vs Ambient Temperature**



9

**Switching Time Test Circuit and Waveforms (Note 1)**


**Figure 1**



**Note**


1. Use  $V_I$  or  $\bar{V}_I$ , ground other input.

**Figure 2**



**Notes**


1. For  $t_{PLH}$  measurement  $R_L = 390\text{ }\Omega$
2. For  $t_{PLH}$  measurement  $R_L = 3.9\text{ k}\Omega$
3. For input pulse: Width =  $100\text{ ns} \pm 10\text{ ns}$ ,  $t_r, t_f \leqslant 5.0\text{ ns}$ , PRR =  $500\text{ kHz}$
4.  $C_L = 30\text{ pF}$  including probe and jig capacitance
5. Response control open, maximum socket capacitance =  $5.0\text{ pF}$



Photograph of a  $\mu$ A9615 switching differential data in the presence of high common mode noise.


## Typical Applications

Figure 3 Standard Usage



CR02070F

Figure 4 Frequency Response Control




CR02060F

### Notes

$C_R > 0.01 \mu F$  may cause slowing of rise and fall times of the output.  
Due to the mechanism of induction of differential noise, the use of the response control is not normally needed.

Frequency Response as a Function of Capacitance



PC06431F

# $\mu$ A96172 • $\mu$ A96174

## Quad Differential Line Drivers

Linear Division Interface Products

**Description**

The  $\mu$ A96172 and  $\mu$ A96174 are high speed quad differential line drivers designed to meet EIA Standard RS-485. The devices have three-state outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12 V to -7.0 V common mode range. A thermal shutdown feature is also provided and occurs at junction temperature of approximately 160°C. The  $\mu$ A96172 features an active high and active low Enable, common to all four drivers. The  $\mu$ A96174 features separate active high Enables for each driver pair. Compatible RS-485 receivers, transceivers, and repeaters are also offered by Fairchild and are designed to provide optimum bus performance. The respective device types are  $\mu$ A96173/96175,  $\mu$ A96176, and  $\mu$ A96177/96178.

- Meets EIA Standard RS-485 And RS-422A
- Monotonic Differential Output Switching
- Transmission Rate To 10 Mbs
- Three-State Outputs
- Designed For Multipoint Bus Transmission
- Common Mode Output Voltage Range: -7.0 V To +12 V
- Operates From Single +5.0 V Supply
- Thermal Shutdown Protection
- $\mu$ A96172/96174 Are Lead And Function Compatible with the SN75172/75174 or the AM26LS31/MC3487 respectively

**Function Table (Each Driver)  $\mu$ A96172**

Input A	Enables		Outputs	
	E	$\bar{E}$	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

**Function Table (Each Driver)  $\mu$ A96174**


Input	Enable	Outputs	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

H = High Level  
L = Low Level

X = Immortal  
Z = High Impedance (off)


**Connection Diagram**

16-Lead DIP  
(Top View)

 $\mu$ A96172

CD00381F

9

 $\mu$ A96174

CD00391F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A96172DC	7B	Ceramic DIP
$\mu$ A96172PC	9B	Molded DIP
$\mu$ A96174DC	7B	Ceramic DIP
$\mu$ A96174PC	9B	Molded DIP

### **Absolute Maximum Ratings**

#### **Storage Temperature Range**

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

#### **Operating Temperature Range**

0°C to +70°C

#### **Lead Temperature**

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

#### **Internal Power Dissipation<sup>1, 2</sup>**

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

#### **Supply Voltage<sup>3</sup>**

7.0 V

#### **Enable Input Voltage**

5.5 V

#### **Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
3. All voltages are with respect to network ground terminal.

### **Recommended Operating Conditions**

Symbol	Characteristic	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage	4.75	5.0	5.25	V
$V_{OC}$	Common Mode Output Voltage	-7.0 <sup>1</sup>		+12.0	V
$I_{OH}$	Output Current HIGH			-60	mA
$I_{OL}$	Output Current LOW			60	mA
$T_A$	Operating Temperature	0	25	70	°C

#### **Note**

1. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

### **$\mu$ A96172, $\mu$ A96174**

**Electrical Characteristics** Over recommended temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		2.0			V
$V_{IL}$	Input Voltage LOW				0.8	V
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -20\text{mA}$		3.1		V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 20\text{mA}$		0.8		V
$V_{IC}$	Input Clamp Voltage	$I_I = -18 \text{ mA}$			-1.5	V
$ V_{OD1} $	Differential Output Voltage	$I_0 = 0 \text{ mA}$			6.0	V
$ V_{OD2} $	Differential Output Voltage	$R_L = 54 \Omega$ , Fig. 1a $R_L = 100 \Omega$ , Fig. 1b	1.5 2.0	2.0 2.3		V V
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage <sup>2</sup>	$R_L = 54 \Omega$ or $100 \Omega$ , Fig. 1b			$\pm 0.2$	V

**μA96172, μA96174 (Cont.)**

**Electrical Characteristics** Over recommended temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
V <sub>OC</sub>	Common Mode Output Voltage <sup>3</sup>					3.0	V
Δ V <sub>OCL</sub>	Change in Magnitude of Common Mode Output Voltage <sup>2</sup>					±0.2	V
I <sub>O</sub>	Output Current with Power off	V <sub>CC</sub> = 0 V, V <sub>O</sub> = -7.0 V to 12 V				±100	μA
I <sub>OZ</sub>	High Impedance State Output Current	V <sub>O</sub> = -7.0 V to 12 V			±50	±200	μA
I <sub>IH</sub>	Input Current HIGH	V <sub>I</sub> = 2.7 V				20	μA
I <sub>IL</sub>	Input Current LOW	V <sub>I</sub> = 0.5 V				-100	μA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>O</sub> = -7.0 V				-250	mA
		V <sub>O</sub> = 0 V				-150	
		V <sub>O</sub> = V <sub>CC</sub>				150	
		V <sub>O</sub> = 12 V				250	
I <sub>CC</sub>	Supply Current (all drivers)	No load	Outputs Enabled		50	70	mA
			Outputs Disabled		50	60	

**Switching Characteristics** V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
t <sub>DD</sub>	Differential Output Delay Time	R <sub>L</sub> = 60 Ω, Fig. 2		15	25	ns
t <sub>TD</sub>	Differential Output Transition Time			15	25	ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	R <sub>L</sub> = 27 Ω, Fig. 3		12	20	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output			12	20	ns
t <sub>PZH</sub>	Output Enable Time to High Level	R <sub>L</sub> = 110 Ω, Fig. 4		30	45	ns
t <sub>PZL</sub>	Output Enable Time to Low Level	R <sub>L</sub> = 110 Ω, Fig. 5		30	45	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	R <sub>L</sub> = 110 Ω, Fig. 4		25	35	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level	R <sub>L</sub> = 110 Ω, Fig. 5		30	45	ns

**Notes**


- All typical values are V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.
- Δ |V<sub>OCL</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OCL</sub> and V<sub>OC</sub> respectively, that occur when the input is changed from a high level to a low level.
- In EIA Standard RS-422A and RS-485, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltages, V<sub>OS</sub>.

### Parameter Measurement Information



**Figure 1a Differential Output Voltage with Varying Common Mode Voltage**





**Figure 1b Differential and Common Mode Output Voltage**





**Figure 2 Differential Output Delay and Transition Times**



**Figure 3 Propagation Delay Times**




**Figure 4 t<sub>PZH</sub> and t<sub>PHZ</sub>**



### Parameter Measurement Information (Cont.)


Figure 5  $t_{PZL}$  and  $t_{PLZ}$



#### Notes

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle = 50%,  $t_r \leq 5.0$  ns,  $t_f \leq 5.0$  ns,  $Z_0 = 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3.  $\mu$ A96172 with active high and active low Enables is shown here.  $\mu$ A96174 has active high Enable only.
4. To test the active low Enable E of  $\mu$ A96172, ground E and apply an inverted waveform to  $\bar{E}$ .  $\mu$ A96174 has active high Enable only.

### Typical Application



#### Note

The line length should be terminated at both ends in its characteristic impedance.  
Stub lengths off the main line should be kept as short as possible.

# $\mu$ A96173 • $\mu$ A96175

## Quad Differential Line Receivers

Linear Division Interface Products

**Description**

The  $\mu$ A96173 and  $\mu$ A96175 are high speed quad differential line receivers designed to meet EIA Standard RS-485. The devices have three-state outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -12 V to +12 V. The receivers are therefore suitable for multipoint applications in noisy environments. The  $\mu$ A96173 features an active high and active low Enable, common to all four receivers. The  $\mu$ A96175 features separate active high Enables for each receiver pair. Compatible RS-485 drivers, transceivers, and repeaters are also offered by Fairchild and are designed to provide optimum bus performance. The respective device types are  $\mu$ A96172/96174,  $\mu$ A96176 and  $\mu$ A96177/96178.

- Meets EIA Standard RS-485, RS-422A, RS-423A
- Designed For Multipoint Bus Applications
- Three-State Outputs
- Common Mode Input Voltage Range: -12 V To +12 V
- Operates From Single +5.0 V Supply
- Input Sensitivity Of  $\pm$  200 mV Over Common Mode Range
- Input Hysteresis Of 50 mV Typical
- High Input Impedance
- Fail-Safe Input/Output Features Drive Output HIGH When Input Is Open
- $\mu$ A96173/96175 Are Lead And Function Compatible With SN75173/75175 Or The AM26LS32/MC3486 Respectively.

**Function Table (Each Receiver)  $\mu$ A96173**

Differential Inputs	Enables	Outputs
A - B	E $\bar{E}$	V
$V_{ID} > 0.2$ V	H    X	H
	X    L	H
-0.2 V < $V_{ID} < 0.2$ V	H    X	?
	L	?
$V_{ID} < -0.2$ V	H    X	L
	X    L	L
X	L    H	Z


H = High Level

L = Low Level


? = Indeterminate

X = Immaterial

Z = High Impedance (off)

**Connection Diagram****16-Lead DIP  
(Top View)**

CD00400F



CD00410F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A96173DC	7B	Ceramic DIP
$\mu$ A96173PC	9B	Molded DIP
$\mu$ A96175DC	7B	Ceramic DIP
$\mu$ A96175PC	9B	Molded DIP

**Function Table (Each Receiver)  $\mu$ A96175**

Differential Inputs A - B	Enable	Output Y
$V_{ID} \geq 0.2$ V	H	H
-0.2 V < $V_{ID} < 0.2$ V	H	?
$V_{ID} \leq -0.2$ V	H	L
X	L	Z

### Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1,2</sup>	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage <sup>3</sup>	7.0 V
Input Voltage, A or B Inputs	±25 V
Differential Input Voltage	±25 V
Enable Input Voltage	7.0 V
Low Level Output Current	50 mA

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
3. All voltages are with respect to network ground terminal.

### Recommended Operating Conditions

Symbol	Characteristic	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage	4.75	5.0	5.25	V
$V_{CM}$	Common Mode Input Voltage	-12 <sup>1</sup>		+12	V
$V_{ID}$	Differential Input Voltage <sup>2</sup>	-12		+12	V
$I_{OH}$	Output Current HIGH			-400	μA
$I_{OL}$	Output Current LOW			16	mA
$T_A$	Operating Temperature	0	25	70	°C

#### Notes

1. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
2. Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

### μA96173, μA96175

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{TH}$	Differential-Input High Threshold Voltage	$V_O = 2.7$ V, $I_O = -0.4$ mA			0.2	V
$V_{TL}$	Differential-Input Low Threshold Voltage	$V_O = 0.5$ V, $I_O = 16$ mA	-0.2 <sup>2</sup>			V
$V_{T+} - V_{T-}$	Hysteresis <sup>3</sup>	$V_{CM} = 0$ V		50		mV
$V_{IH}$	Enable Input Voltage HIGH		2.0			V

$\mu$ A96173,  $\mu$ A96175 (Cont.)

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
$V_{IL}$	Enable Input Voltage LOW					0.8	V
$V_{IC}$	Enable Input Clamp Voltage	$I_I = -18 \text{ mA}$				-1.5	V
$V_{OH}$	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}$ , $I_{OH} = -400 \mu\text{A}$				2.7	V
$V_{OL}$	Output Voltage LOW	$V_{ID} = -200 \text{ mV}$	$I_{OL} = 8.0 \text{ mA}$			0.45	V
			$I_{OL} = 16 \text{ mA}$			0.50	
$I_{OZ}$	High-Impedance State Output	$V_O = 0.4 \text{ V}$ to $2.4 \text{ V}$				$\pm 20$	$\mu\text{A}$
$I_I$	Line Input Current <sup>4</sup>	Other Input = 0 V	$V_I = 12 \text{ V}$			1.0	mA
			$V_I = -7.0 \text{ V}$			-0.8	
$I_{IH}$	Enable Input Current HIGH	$V_{IH} = 2.7 \text{ V}$				20	$\mu\text{A}$
$I_{IL}$	Enable Input Current LOW	$V_{IL} = 0.4 \text{ V}$				-100	$\mu\text{A}$
$R_I$	Input Resistance					12	$\text{k}\Omega$
$I_{os}$	Short Circuit Output Current			-15		-85	mA
$I_{CC}$	Supply Current	Outputs Disabled				75	mA

**Switching Characteristics**  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, Low to High Level Output	$V_{ID} = -2.5 \text{ V}$ to $2.5 \text{ V}$ , $C_L = 15 \text{ pF}$ , Fig. 1		15	25	ns
$t_{PHL}$	Propagation Delay Time, High to Low Level Output			15	25	ns
$t_{PZH}$	Output Enable Time to High Level	$C_L = 15 \text{ pF}$ , Fig. 2		15	22	ns
$t_{PZL}$	Output Enable Time to Low Level	$C_L = 15 \text{ pF}$ , Fig. 3		15	22	ns
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5.0 \text{ pF}$ , Fig. 2		14	30	ns
$t_{PLZ}$	Output Disable Time from Low Level	$C_L = 5.0 \text{ pF}$ , Fig. 3		24	40	ns

**Notes**

- All Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .
- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ .
- Refer to EIA standard RS-485 for exact conditions.

## Parameter Measurement Information

Figure 1  $t_{PLH}$ ,  $t_{PHL}$  (Note 3)





Figure 2  $t_{PHZ}$ ,  $t_{PZH}$  (Note 3)








Figure 3  $t_{PZL}$ ,  $t_{PLZ}$  (Note 3)



### Notes

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns,  $Z_O = 50 \Omega$ .
2.  $C_L$  includes probe and jig capacitance.
3.  $\mu$ A96173 with active high and active low Enables is shown here.  $\mu$ A96175 has active high Enable only.
4. All diodes are 1N916 or equivalent.
5. To test the active low Enable  $\bar{E}$  of  $\mu$ A96173, ground  $E$  and apply an inverted input waveform to  $\bar{E}$ .  $\mu$ A96175 has active high Enable only.

**Typical Application**



AF00130F

**Note**

The line length should be terminated at both ends in its characteristic impedance.  
Stub lengths off the main line should be kept as short as possible.

# $\mu$ A96176

## Differential Bus Transceiver

Linear Division Interface Products

**Description**

The  $\mu$ A96176 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets EIA Standard RS-485 as well as RS-422A.

The  $\mu$ A96176 combines a three-state differential line driver and a differential input line receiver, both of which operate from a single 5.0 V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when  $V_{CC} = 0$  V. These ports feature wide positive and negative common mode voltage ranges making the device suitable for multipoint applications in noisy environments.


The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current-limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at junction temperature of approximately 160°C. The receiver features a typical input impedance of 12 k $\Omega$ , an input sensitivity of  $\pm 200$  mV, and a typical input hysteresis of 50 mV.

The  $\mu$ A96176 can be used in transmission line applications employing the  $\mu$ A96172 and the  $\mu$ A96174 quad differential line drivers and the  $\mu$ A96173 and  $\mu$ A96175 quad differential line receivers.

- Bidirectional Transceiver
- Meets EIA Standard RS-422A And RS-485
- Designed For Multipoint Transmission
- Three-State Driver And Receiver Enables
- Individual Driver And Receiver Enables
- Wide Positive And Negative Input/Output Bus Voltage Ranges
- Driver Output Capability  $\pm 60$ mA Maximum
- Thermal Shutdown Protection
- Driver Positive And Negative Current-Limiting
- High Impedance Receiver Input
- Receiver Input Sensitivity Of  $\pm 200$  mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

**Connection Diagram**

8-Lead DIP  
(Top View)



CD00461F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A96176RC	6T	Ceramic DIP
$\mu$ A96176TC	9T	Molded DIP

9

**Function Table (Driver)**

Differential Inputs D	Enable DE	Outputs	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

**Function Table (Receiver)**

Differential Inputs A-B	Enable RE	Output R
$V_{ID} \geq 0.2$ V	L	H
$-0.2$ V < $V_{ID} < 0.2$ V	L	?
$V_{ID} \leq -0.2$ V	L	L
X	H	Z

H = High Level

L = Low Level

? = Indeterminate

X = Immaterial

Z = High Impedance (off)

### Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP                    -65°C to +175°C  
Molded DIP                    -65°C to +150°C

#### Operating Temperature Range

0°C to +70°C

#### Lead Temperature

Ceramic DIP (soldering, 60 s)    300°C  
Molded DIP (soldering, 10 s)    265°C

#### Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP                    1.30 W  
8L-Molded DIP                    0.93 W

#### Supply Voltage<sup>3</sup>

7.0 V

#### Differential Input Voltage

± 25 V

#### Enable Input Voltage

5.5 V

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

### Recommended Operating Conditions

Symbol	Characteristic		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage		4.75	5.0	5.25	V
V <sub>I</sub> or V <sub>CM</sub>	Voltage at any Bus Terminal (Separately or Common Mode)		-7.0 <sup>1</sup>		12	V
V <sub>ID</sub>	Differential Input Voltage <sup>2</sup>				± 12	V
I <sub>OH</sub>	Output Current HIGH	Driver			-60	mA
		Receiver			-400	µA
I <sub>OL</sub>	Output Current LOW	Driver			60	mA
		Receiver			16	
T <sub>A</sub>	Operating Temperature		0	25	70	°C

#### Notes

1. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
2. Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

**$\mu$ A96176**

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

**Driver Section**

Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH			2.0			V
$V_{IL}$	Input Voltage LOW					0.8	V
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -20\text{mA}$			3.1		V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 20\text{mA}$			0.85		V
$V_{IC}$	Input Clamp Voltage	$I_I = -18\text{ mA}$				-1.5	V
$ V_{OD1} $	Differential Output Voltage	$I_O = 0\text{ mA}$				6.0	V
$ V_{OD2} $	Differential Output Voltage	$R_L = 100\text{ }\Omega$ , Fig. 1		2.0	2.25		V
		$R_L = 54\text{ }\Omega$ , Fig. 2		1.5	2.0		
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage <sup>2</sup>					$\pm 0.2$	V
$V_{OC}$	Common Mode Output Voltage <sup>3</sup>	$R_L = 54\text{ }\Omega$ or $100\text{ }\Omega$ , Fig. 1				3.0	V
$\Delta V_{OC} $	Change in Magnitude of Common Mode Output Voltage <sup>2</sup>					$\pm 0.2$	V
$I_O$	Output Current <sup>4</sup> (Includes Receiver $I_I$ )	Output Disabled	$V_O = 12\text{ V}$			1.0	mA
			$V_O = -7.0$			-0.8	
$I_{IH}$	Input Current HIGH	$V_I = 2.4\text{ V}$				20	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_I = 0.4\text{ V}$				-100	$\mu\text{A}$
$I_{OS}$	Short Circuit Output Current	$V_O = -7.0\text{ V}$				-250	mA
		$V_O = 0\text{ V}$				-150	
		$V_O = V_{CC}$				150	
		$V_O = 12\text{ V}$				250	
$I_{CC}$	Supply Current	No Load	Outputs Enabled			35	mA
			Outputs Disabled			40	

**$\mu$ A96176** (Cont.)

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

**Drive Switching Characteristics**  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{DD}$	Differential Output Delay Time	$R_L = 60 \Omega$ , Fig. 4		15	25	ns
$t_{TD}$	Differential Output Transition Time	$R_L = 60 \Omega$ , Fig. 4		15	25	ns
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$ , Fig. 5		12	20	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$ , Fig. 5		12	20	ns
$t_{PZH}$	Output Enable Time to High Level	$R_L = 110 \Omega$ , Fig. 6		25	35	ns
$t_{PZL}$	Output Enable Time to Low Level	$R_L = 110 \Omega$ , Fig. 7		25	35	ns
$t_{PHZ}$	Output Disable Time from High Level	$R_L = 110 \Omega$ , Fig. 6		20	25	ns
$t_{PLZ}$	Output Disable Time from Low Level	$R_L = 110 \Omega$ , Fig. 7		29	35	ns

**Receiver Section**

Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
$V_{TH}$	Differential Input High Threshold Voltage	$V_O = 2.7$ V, $I_O = -0.4$ mA				0.2	V
$V_{TL}$	Differential Input Low Threshold Voltage	$V_O = 0.5$ V, $I_O = 8.0$ mA		-0.2 <sup>5</sup>			V
$V_{T+} - V_{T-}$	Hysteresis <sup>6</sup>	$V_{CM} = 0$ V			50		mV
$V_{IH}$	Enable Input Voltage HIGH			2.0			V
$V_{IL}$	Enable Input Voltage LOW					0.8	V
$V_{IC}$	Enable Input Clamp Voltage	$I_I = -18$ mA				-1.5	V
$V_{OH}$	Output Voltage HIGH	$V_{ID} = 200$ mV, $I_{OH} = -400$ $\mu$ A, Fig. 3		2.7			V
$V_{OL}$	Output Voltage LOW	$V_{ID} = -200$ mV, Fig. 3	$I_{OL} = 8.0$ mA			0.45	V
			$I_{OL} = 16$ mA			0.50	
$I_{OZ}$	High Impedance State Output	$V_O = 0.4$ V to 2.4 V				$\pm 20$	$\mu$ A
$I_I$	Line Input Current <sup>7</sup>	Other Input = 0 V	$V_I = 12$ V			1.0	mA
			$V_I = -7.0$ V			0.8	
$I_{IH}$	Enable Input Current HIGH	$V_{IH} = 2.7$ V				20	$\mu$ A
$I_{IL}$	Enable Input Current LOW	$V_{IL} = 0.4$ V				-100	$\mu$ A
$R_I$	Input Resistance				12		$k\Omega$
$I_{OS}$	Short Circuit Output Current			-15		-85	mA
$I_{CC}$	Supply Current (total package)	No Load	Outputs Enabled			40	mA
			Outputs Disabled				

**Receiver Switching Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0$ V to 3.0 V $C_L = 15$ pF, Fig. 8		16	25	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output			16	25	ns
$t_{PZH}$	Output Enable Time to High Level	$C_L = 15$ pF, Fig. 9		15	22	ns
$t_{PZL}$	Output Enable Time to Low Level			15	22	ns
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5.0$ pF, Fig. 9		14	30	ns
$t_{PLZ}$	Output Disable Time from Low Level			24	40	ns


**Notes**

- All typical values are at  $V_{CC} = 5.0$  V and  $T_A = 25^\circ\text{C}$ .
- $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.
- In EIA Standard RS-422A and RS-485,  $V_{OC}$ , which is the average of the two output voltages with respect to GND, is called output offset voltage,  $V_{OS}$ .
- This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.
- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Hysteresis is the difference between the positive-going input threshold voltage,  $V_T+$ , and the negative-going input threshold voltage,  $V_T-$ .
- This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.


9

**Parameter Measurement Information**


**Figure 1** Driver  $V_{OD}$  and  $V_{OC}$



**Figure 2** Driver  $V_{OD}$  with Varying Common Mode Voltage





**Figure 3** Receiver  $V_{OH}$  and  $V_{OL}$





**Parameter Measurement Information (Cont.)**



**Figure 4 Driver Differential Output Delay and Transition Times**





**Figure 5 Driver Propagation Times**



**Figure 6 Driver Enable and Disable Times ( $t_{PZH}$ ,  $t_{PHZ}$ )**



**Figure 7 Driver Enable and Disable Times ( $t_{PZL}$ ,  $t_{PLZ}$ )**



Parameter Measurement Information (Cont.)

Figure 8 Receiver Propagation Delay Times










Figure 9 Receiver Enable and Disable Times




9



Notes

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns,  $Z_O = 50 \Omega$ .
2.  $C_L$  includes probe and stray capacitance.
3.  $\mu$ A96176 Driver enable is Active-High
4. All diodes are 1N916 or equivalent.

**Typical Application**



AF00170F

**Note**

The line length should be terminated at both ends of its characteristic impedance.  
Stub lengths off the main line should be kept as short as possible.

# $\mu$ A96177 • $\mu$ A96178 Differential Bus Repeaters

Linear Division Interface Products

**Description**

The  $\mu$ A96177 and  $\mu$ A96178 Differential Bus Repeaters are monolithic integrated devices each designed for one-way data communications on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standard RS-485 and RS-422A. Each device is designed to improve the performance of the data communication over long bus lines. The  $\mu$ A96177 and  $\mu$ A96178 are identical except for the Enable inputs, which are complementary. The  $\mu$ A96177 is an active high Enable. The  $\mu$ A96178 is an active low Enable. These complementary Enables allow the devices to be used in pairs for bidirectional communication.

The  $\mu$ A96177 and  $\mu$ A96178 feature positive and negative current limiting and three-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -12 V to +12 V. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 160°C. The driver is designed to drive current loads up to 60 mA maximum.

The  $\mu$ A96177 and  $\mu$ A96178 are designed for optimum performance when used on transmission buses employing the  $\mu$ A96172 and  $\mu$ A96174 differential line drivers,  $\mu$ A96173 and  $\mu$ A96175 differential line receivers, or  $\mu$ A96176 differential bus transceiver.


- Meets EIA Standard RS-422A And RS-485
- Designed For Multipoint Transmission On Long Bus Lines In Noisy Environments
- Three-State Outputs
- Bus Voltage Range -7.0 V To 12 V
- Positive And Negative Current Limiting
- Driver Output Capability  $\pm$  60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input High Impedance
- Receiver Input Sensitivity Of  $\pm$  200 mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

**Function Table  $\mu$ A96177**


Differential Inputs A-B	Enable E	Outputs		
		T	Y	Z
$V_{ID} \geq 0.2$ V	H	H	H	L
$-0.2$ V < $V_{ID}$ < $0.2$ V	H	?	?	?
$V_{ID} \leq -0.2$ V	H	L	L	H
X	L	Z	Z	Z

**Connection Diagram**

**8-Lead DIP  
(Top View)**



CD00361F



CD00371F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A96177RC	6T	Ceramic DIP
$\mu$ A96177TC	9T	Molded DIP
$\mu$ A96178RC	6T	Ceramic DIP
$\mu$ A96178TC	9T	Molded DIP

**Function Table  $\mu$ A96178**

Differential Inputs A-B	Enable E	Outputs		
		T	Y	Z
$V_{ID} \geq 0.2$ V	L	H	H	L
$-0.2$ V < $V_{ID}$ < $0.2$ V	L	?	?	?
$V_{ID} \leq -0.2$ V	L	L	L	H
X	H	Z	Z	Z

H = High Level

L = Low Level

? = Indeterminate

X = Immaterial

Z = High Impedance (off)

---

### Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP                    -65°C to +175°C  
Molded DIP                    -65°C to +150°C

#### Operating Temperature Range

0°C to +70°C

#### Lead Temperature

Ceramic DIP (soldering, 60 s)            300°C  
Molded DIP (soldering, 10 s)            265°C

#### Internal Power Dissipation<sup>1,2</sup>

8L-Ceramic DIP                    1.30 W  
8L-Molded DIP                    0.93 W

#### Supply Voltage<sup>3</sup>

7.0 V

#### Input Voltage

5.5 V

#### Notes

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
3. All voltage values are with respect to network ground terminal.

### Recommended Operating Conditions

Symbol	Characteristic	Min	Typ	Max	Units
$V_{CC}$	Supply Voltage	4.75	5.0	5.25	V
$V_I$ or $V_{CM}$	Voltage at any Bus Terminal (Separately or Common mode)	-7.0 <sup>1</sup>		12	V
$V_{ID}$	Differential Input Voltage <sup>2</sup>			± 12	V
$I_{OH}$	Output Current HIGH	Driver		-60	mA
		Receiver		-400	$\mu$ A
$I_{OL}$	Output Current LOW	Driver		60	mA
		Receiver		16	
$T_A$	Operating Temperature	0	25	70	°C

#### Notes

1. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
2. Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

$\mu$ A96177,  $\mu$ A96178

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

**Driver Section**

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		2.0			V
$V_{IL}$	Input Voltage LOW				0.8	V
$V_{IC}$	Input Clamp Voltage	$I_I = -18 \text{ mA}$			-1.5	V
$ V_{OD1} $	Differential Output Voltage	$I_O = 0 \text{ mA}$			6.0	V
$ V_{OD2} $	Differential Output Voltage	$R_L = 100 \Omega$ Fig. 2	2.0	2.25		V
		$R_L = 54 \Omega$ Fig. 1	1.5	2.0		
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage <sup>2</sup>	$R_L = 54 \Omega$ or $100 \Omega$ , Fig.1			$\pm 0.2$	V
$V_{OC}$	Common Mode Output Voltage <sup>3</sup>				3.0	V
$\Delta V_{OC} $	Change in Magnitude of Common Mode Output Voltage <sup>2</sup>				$\pm 0.2$	V
$I_O$	Output Current with Power off	$V_{CC} = 0 \text{ V}$ , $V_O = -7.0 \text{ V}$ to $12 \text{ V}$			$\pm 100$	$\mu\text{A}$
$I_{OZ}$	High Impedance State Output Current	$V_O = -7.0 \text{ V}$ to $12 \text{ V}$		$\pm 50$	$\pm 200$	$\mu\text{A}$
$I_{IH}$	Input Current HIGH	$V_I = 2.7 \text{ V}$			20	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_I = 0.5 \text{ V}$			-100	$\mu\text{A}$
$I_{OS}$	Short Circuit Output Current	$V_O = -7.0 \text{ V}$			-250	$\text{mA}$
		$V_O = 0 \text{ V}$			-150	
		$V_O = V_{CC}$			150	
		$V_O = 12 \text{ V}$			250	
$I_{CC}$	Supply Current	No Load	Outputs Enabled		35	$\text{mA}$
			Outputs Disabled		40	

# $\mu$ A96177 • $\mu$ A96178

$\mu$ A96177,  $\mu$ A96178 (Cont.)

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

**Drive Switching Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{DD}$	Differential Output Delay Time	$R_L = 60 \Omega$ , Fig. 4		15	25	ns
$t_{TD}$	Differential Output Transition Time	$R_L = 60 \Omega$ , Fig. 4		15	25	ns
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$ , Fig. 5		12	20	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$ , Fig. 5		12	20	ns
$t_{PZH}$	Output Enable Time to High Level	$R_L = 110 \Omega$ , Fig. 6		25	45	ns
$t_{PZL}$	Output Enable Time to Low Level	$R_L = 110 \Omega$ , Fig. 7		25	40	ns
$t_{PHZ}$	Output Disable Time from High Level	$R_L = 110 \Omega$ , Fig. 6		20	25	ns
$t_{PLZ}$	Output Disable Time from Low Level	$R_L = 110 \Omega$ , Fig. 7		29	35	ns

## Receiver Section

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{TH}$	Differential Input High Threshold Voltage	$V_O = 2.7$ V, $I_O = -0.4$ mA			0.2	V
$V_{TL}$	Differential Input Low Threshold Voltage	$V_O = 0.5$ V, $I_O = 8.0$ mA	-0.2 <sup>5</sup>			V
$V_{T+} - V_{T-}$	Hysteresis <sup>6</sup>	$V_{CM} = 0$ V		50		mV
$V_{IH}$	Enable Input Voltage HIGH		2.0			V
$V_{IL}$	Enable Input Voltage LOW				0.8	V
$V_{IC}$	Enable Input Clamp Voltage	$I_I = -18$ mA			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{ID} = 200$ mV, $I_{OH} = -400$ $\mu$ A, Fig. 3	2.7			V
$V_{OL}$	Low Level Output Voltage	$V_{ID} = -200$ mV, Fig. 3		0.45		V
		$I_{OL} = 8.0$ mA				
		$I_{OL} = 16$ mA			0.50	
$I_{OZ}$	High-Impedance State Output	$V_O = 0.4$ V			-360	$\mu$ A
		$V_O = 2.4$ V			20	
$I_I$	Line Input Current <sup>7</sup>	Other Input = 0 V	$V_I = 12$ V		1.0	mA
			$V_I = -7.0$ V		-0.8	
$I_{IH}$	Enable Input Current HIGH	$V_{IH} = 2.7$ V			20	$\mu$ A
$I_{IL}$	Enable Input Current LOW	$V_{IL} = 0.4$ V			-100	$\mu$ A
$R_I$	Input Resistance				12	k $\Omega$
$I_{os}$	Short Circuit Output Current			-15		mA
$I_{cc}$	Supply Current (total package)	No Load	Outputs Enabled		35	mA
			Outputs Disabled		40	

$\mu$ A96177,  $\mu$ A96178 (Cont.)

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

**Receiver Switching Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0$ V to 3.0 V $C_L = 15$ pF, Fig. 8		16	25	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output			16	25	ns
$t_{PZH}$	Output Enable Time to High Level	$C_L = 15$ pF, Fig. 9		15	22	ns
$t_{PZL}$	Output Enable Time to Low Level			15	22	ns
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5.0$ pF, Fig. 9		14	30	ns
$t_{PLZ}$	Output Disable Time from Low Level			24	40	ns


**Notes**

1. All typical values are at  $V_{CC} = 5.0$  V and  $T_A = 25^\circ\text{C}$ .
2.  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.
3. In EIA Standard RS-422A and RS-485,  $V_{OC}$ , which is the average of the two output voltages with respect to GND, is called output offset voltage,  $V_{OS}$ .
4. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
5. Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ .
6. Refer to EIA Standard RS-485 for exact conditions.


9

**Parameter Measurement Information**


**Figure 1** Driver  $V_{OD2}$  and  $V_{OC}$



**Figure 2** Driver  $V_{OD2}$  with Varying Common Mode Voltage





**Figure 3** Receiver  $V_{OH}$  and  $V_{OL}$





**Parameter Measurement Information (Cont.)**



**Figure 4 Driver Differential Output Delay and Transition Times**





**Figure 5 Drive Propagation Times**



**Figure 6 Driver Enable and Disable Times ( $t_{PZH}$ ,  $t_{PHZ}$ )**





**Figure 7 Driver Enable and Disable Times ( $t_{PZL}$ ,  $t_{PLZ}$ )**








**Parameter Measurement Information (Cont.)**

**Figure 8 Receiver Propagation Delay Times**



**Figure 9 Receiver Enable and Disable Times**




**Notes**

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle ≈ 50%,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns,  $Z_0 = 50 \Omega$ .
2.  $C_L$  includes probe and stray capacitance.
3.  $\mu A96178$  Enable is active low,  $\mu A96177$  Enable is active high.
4. All diodes are 1N916 or equivalent.

---

**Typical Application**



AF00110F

**Note**

The line length should be terminated at both ends in its characteristic impedance.  
Stub lengths off the main line should be kept as short as possible.

# **μA9636A**

## **RS-423 Dual Programmable Slew Rate Line Driver**

Linear Division Interface Products

**Description**

The μA9636A is a TTL/CMOS compatible, dual, single ended line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The μA9636A is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control lead (WS) and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current-limiting is provided in both output states. The μA9636A is designed for nominal power supplies of ±12 V.

Inputs are TTL compatible with input current loading low enough (1/10 UL) to be also compatible with CMOS logic. Clamp diodes are provided on the inputs to limit transients below ground.

- Programmable Slew Rate Limiting
- Meets EIA Standard RS-423
- Commercial Or Extended Temperature Range
- Output Short Circuit Protection
- TTL And CMOS Compatible Inputs

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended (μA9636AM)	-55°C to +125°C
Commercial (μA9636AC)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W

## V+ Lead Potential to Ground Lead

V- to +15 V

## V- Lead Potential to Ground Lead

+0.5 V to -15 V

## V+ Lead Potential to V- Lead

0 V to +30 V

## Output Potential to Ground Lead


±15 V

## Output Source Current

-150 mA

## Output Sink Current

150 mA


**Notes**1.  $T_{J\ Max} = 175^\circ\text{C}$  for the Ceramic DIP, and  $150^\circ\text{C}$  for the Molded DIP.2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate the 8L-Ceramic DIP at  $8.7 \text{ mW}/^\circ\text{C}$ , and the 8L-Molded DIP at  $7.5 \text{ mW}/^\circ\text{C}$ .**Connection Diagram****8-Lead DIP  
(Top View)**

CD00920F

**Order Information**

Device Code	Package Code	Package Description
μA9636ARM	6T	Ceramic DIP
μA9636ARC	6T	Ceramic DIP
μA9636ATC	9T	Molded DIP

**Equivalent Circuit**



EQ00390F

# **$\mu$ A9636A**

## **Recommended Operating Conditions**

<b>Symbol</b>	<b>Characteristic</b>	<b><math>\mu</math>A9636A</b>			<b><math>\mu</math>A9636AC</b>			<b>Unit</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
V+	Positive Supply Voltage	10.8	12	13.2	10.8	12	13.2	V
V-	Negative Supply Voltage	-13.2	-12	-10.8	-13.2	-12	-10.8	V
T <sub>A</sub>	Operating Temperature	-55	25	125	0	25	70	°C
R <sub>WS</sub>	Wave Shaping Resistance	10		500	10		1000	kΩ

## **$\mu$ A9636A**

**Electrical Characteristics** Over recommended operating temperature, supply voltage and wave shaping resistance ranges unless otherwise specified.

## **DC Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	
V <sub>OH1</sub>	Output Voltage HIGH	R <sub>L</sub> to GND (R <sub>L</sub> = $\infty$ )	5.0	5.6	6.0	V	
V <sub>OH2</sub>		R <sub>L</sub> to GND (R <sub>L</sub> = 3.0 kΩ)	5.0	5.6	6.0	V	
V <sub>OH3</sub>		R <sub>L</sub> to GND (R <sub>L</sub> = 450 Ω)	4.0	5.5	6.0	V	
V <sub>OL1</sub>	Output Voltage LOW	R <sub>L</sub> to GND (R <sub>L</sub> = $\infty$ )	-6.0	-5.7	-5.0	V	
V <sub>OL2</sub>		R <sub>L</sub> to GND (R <sub>L</sub> = 3.0 kΩ)	-6.0	-5.6	-5.0	V	
V <sub>OL3</sub>		R <sub>L</sub> to GND (R <sub>L</sub> = 450 Ω)	-6.0	-5.4	-4.0	V	
R <sub>O</sub>	Output Resistance	450 Ω ≤ R <sub>L</sub>		25	50	Ω	
I <sub>OS+</sub>	Output Short Circuit Current <sup>1</sup>	V <sub>O</sub> = 0 V, V <sub>I</sub> = 0 V	-150	-60	-15	mA	
I <sub>OS-</sub>		V <sub>O</sub> = 0 V, V <sub>I</sub> = 2.0 V	15	60	150	mA	
I <sub>CEx</sub>	Output Leakage Current	V <sub>O</sub> = ± 6.0 V, Power-Off	-100		+100	μA	
V <sub>IH</sub>	Input Voltage HIGH		2.0			V	
V <sub>IL</sub>	Input Voltage LOW				0.8	V	
V <sub>IC</sub>	Input Clamp Diode Voltage	I <sub>I</sub> = 15 mA	-1.5	-1.1		V	
I <sub>IL</sub>	Input Current LOW	V <sub>I</sub> = 0.4 V	-80	-16		μA	
I <sub>IH</sub>	Input Current HIGH	V <sub>I</sub> = 2.4 V		1.0	10	μA	
		V <sub>I</sub> = 5.5 V			10		
I <sub>+</sub>	Positive Supply Current	V <sub>CC</sub> = ± 12 V, R <sub>L</sub> = $\infty$ , R <sub>WS</sub> = 100 kΩ, V <sub>I</sub> = 0 V			13	18	mA
I <sub>-</sub>	Negative Supply Current	V <sub>CC</sub> = ± 12 V, R <sub>L</sub> = $\infty$ , R <sub>WS</sub> = 100 kΩ, V <sub>I</sub> = 0 V	-18	-13			mA

### **Notes**

- Only one output should be shorted at a time.

# $\mu$ A9636A

$\mu$ A9636A (Cont.)

**Electrical Characteristics** Over recommended operating temperature, supply voltage and wave shaping resistance ranges unless otherwise specified.


**AC Characteristics**  $V_{CC} = \pm 12 V \pm 10\%$ ,  $T_A = 25^\circ C$ , see AC Test Circuit

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_r$	Rise Time	$R_{WS} = 10 k\Omega$	0.8	1.1	1.4	$\mu s$
		$R_{WS} = 100 k\Omega$	8.0	11	14	
		$R_{WS} = 500 k\Omega$	40	55	70	
		$R_{WS} = 1000 k\Omega$	80	110	140	
$t_f$	Fall Time	$R_{WS} = 10 k\Omega$	0.8	1.1	1.4	$\mu s$
		$R_{WS} = 100 k\Omega$	8.0	11	14	
		$R_{WS} = 500 k\Omega$	40	55	70	
		$R_{WS} = 1000 k\Omega$	80	110	140	


## Typical Performance Curves

### Input/Output Transfer


#### Characteristic vs Temperature




#### Input Current vs Input Voltage




#### Output Current vs Output Voltage (Power On)




#### Output Current vs Output Voltage (Power Off)



#### Supply Current vs Temperature




#### Transition Time vs Rws




# $\mu$ A9636A

## AC Test Circuit and Waveforms




CR01791F



### Note

$C_L$  includes jig and probe capacitance

## RS-423 System Application



EO00290F

### Note

1. Use Fairchild's 1N4448.

# **$\mu$ A9637A**

## Dual Differential Line Receiver

Linear Division Interface Products

**Description**

The  $\mu$ A9637A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the  $\mu$ A9637A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The  $\mu$ A9637A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5.0 V power supply and has Schottky TTL compatible outputs. The  $\mu$ A9637A has an operational input common mode range of  $\pm 7.0$  V either differentially or to ground.

- Dual Channels
- Single 5.0 V Supply
- Satisfies EIA Standards RS-422 And RS-423
- Built-In  $\pm 35$  mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology
- Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A9637AM)	-55°C to +125°C
Commercial ( $\mu$ A9637AC)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 30 s)	300°C
Molded DIP and SO Package (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W


V<sub>CC</sub> Lead Potential to Ground -0.5 V to 7.0 VInput Potential to Ground  $\pm 15$  VDifferential Input Voltage  $\pm 15$  V

Output Potential to Ground -0.5 V to +5.5 V

Output Sink Current 50 mA

**Notes**

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.


**Connection Diagram**8-Lead DIP and SO-8 Package  
(Top View)

CD00221F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9637ARM	6T	Ceramic DIP
$\mu$ A9637ARC	6T	Ceramic DIP
$\mu$ A9637ATC	9T	Molded DIP
$\mu$ A9637ASC	KC	Molded Surface Mount

**Equivalent Circuit**



BD00193F

**Recommended Operating Conditions**

Symbol	Characteristic	$\mu$ A9637A			$\mu$ A9637AC			Unit
		Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Temperature	-55	25	125	0	25	70	°C

# $\mu$ A9637A

## $\mu$ A9637A

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ <sup>2</sup>	Max	Unit
$V_{TH}$	Differential Input Threshold Voltage <sup>3</sup>	$-7.0 \text{ V} \leq V_{CM} \leq +7.0 \text{ V}$	-0.2		+0.2	V
$V_{TH(R)}$	Differential Input Threshold Voltage <sup>4</sup>	$-7.0 \text{ V} \leq V_{CM} \leq +7.0 \text{ V}$	-0.4		+0.4	V
$I_I$	Input Current <sup>5</sup>	$V_I = 10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq +5.5 \text{ V}$		1.1	3.25	mA
		$V_I = -10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq +5.5 \text{ V}$	-3.25	-1.6		
$V_{OL}$	Output Voltage LOW	$I_{OL} = 20 \text{ mA}, V_{CC} = \text{Min}$		0.35	0.5	V
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -1.0 \text{ mA}, V_{CC} = \text{Min}$	2.5	3.5		V
$I_{OS}$	Output Short Circuit Current <sup>6</sup>	$V_O = 0 \text{ V}, V_{CC} = \text{Max}$	-40	-75	-100	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}, V_{I+} = 0.5 \text{ V}, V_{I-} = \text{GND}$		35	50	mA
$V_{HYST}$	Input Hysteresis	$V_{CM} = \pm 7.0 \text{ V}$ (See Curves)		70		mV

**AC Characteristics**  $V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time Low to High	See AC Test Circuit		15	25	ns
$t_{PHL}$	Propagation Delay Time High to Low	See AC Test Circuit		13	25	ns

### Notes


1. Use Min/Max values specified in recommended operating conditions.
2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .
3.  $V_{DIFF}$  (Differential Input Voltage) =  $(V_{I+}) - (V_{I-})$ .  $V_{CM}$  (Common Mode Input Voltage) =  $V_{I+}$  or  $V_{I-}$ .

4.  $500 \Omega \pm 1\%$  in series with inputs.
5. The input not under test is tied to ground.
6. Only one output should be shorted at a time.

### Typical Input/Output Transfer Characteristics





PC01962F



PC01972F

## AC Test Circuit and Waveforms




### Notes

$C_L$  includes jig and probe capacitance.  
All diodes are FD700 or equivalent.

$V_I$   
Amplitude: 1.0 V  
Offset: 0.5 V  
Pulse Width: 100 ns  
PRR: 5.0 MHz  
 $t_r = t_f \leq 5.0$  ns

## Typical Applications

### RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission



### Notes

$R_T \geq 50 \Omega$  for RS-422 operation  
 $R_T$  combined with input impedance of receivers must be greater than 90  $\Omega$ .

# $\mu$ A9638

## RS-422 Dual High Speed Differential Line Driver

Linear Division Interface Products

**Description**

The  $\mu$ A9638 is a Schottky, TTL compatible, dual differential line driver designed specifically to meet the EIA Standard RS-422 specifications. It is designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem pole TTL outputs, with active pull-up and pull-down. The device features a short circuit protected active pull-up with low output impedance and is specified to drive 50  $\Omega$  transmission lines at high speed. The mini-DIP provides high package density.

- Single 5.0 V Supply
- Schottky Technology
- TTL And CMOS Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Complementary Outputs
- Minimum Output Skew (< 1.0 ns Typical)
- 50 mA Output Drive Capability For 50  $\Omega$  Transmission Lines
- Meets EIA RS-422 Specifications
- Propagation Delay Of Less Than 10 ns
- "Glitchless" Differential Output
- Delay Time Stable With  $V_{CC}$  And Temperature Variations (< 2.0 ns Typical) (Figure 3)
- Extended Temperature Range

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A9638M)	-55°C to +125°C
Commercial ( $\mu$ A9638C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO Package (soldering, 10 s)	265°C


Internal Power Dissipation<sup>1, 2</sup>

8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W

$V_{CC}$ Lead Potential to Ground	-5.0 V to +7.0 V
Input Voltage	-0.5 V to +7.0 V

**Notes**

1.  $T_J \text{ Max} = 175^\circ\text{C}$  for the Ceramic DIP, 150°C for the Molded DIP and SO-8.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C; the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.


**Connection Diagram**8-Lead DIP and SO-8 Package  
(Top View)

CD01850F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9638RM	6T	Ceramic DIP
$\mu$ A9638RC	6T	Ceramic DIP
$\mu$ A9638TC	9T	Molded DIP
$\mu$ A9638SC	KC	Molded Surface Mount

**Equivalent Circuit**



EO00190F

**Recommended Operating Conditions**

Symbol	Characteristic	$\mu$ A9638			$\mu$ A9638C			Unit
		Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	V
I <sub>OH</sub>	Output Current HIGH			-50			-50	mA
I <sub>OL</sub>	Output Current LOW			50			50	mA
T <sub>A</sub>	Operating Temperature	-55	25	125	0	25	70	°C

# $\mu$ A9638

## $\mu$ A9638

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ <sup>2</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		2.0			V
$V_{IL}$	Input Voltage LOW	Commercial			0.8	V
		Extended			0.5	
$V_{IC}$	Input Clamp Voltage	$V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$		-1.0	-1.2	V
$V_{OH}$	Output Voltage HIGH	$V_{CC} = \text{Min}$ , $V_{IH} = V_{IH \text{ Min}}$ , $V_{IL} = V_{IL \text{ Max}}$	2.5	3.5		V
		$I_{OH} = -10 \text{ mA}$				
$V_{OL}$	Output Voltage LOW	$V_{CC} = \text{Min}$ , $V_{IH} = V_{IH \text{ Min}}$ , $V_{IL} = V_{IL \text{ Max}}$ , $I_{OL} = 40 \text{ mA}$			0.5	V
		$I_{OL} = 40 \text{ mA}$				
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I \text{ Max} = 5.5 \text{ V}$			50	$\mu\text{A}$
$I_{IH}$	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_{IH} = 2.7 \text{ V}$			25	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{CC} = \text{Max}$ , $V_{IL} = 0.5 \text{ V}$			-200	$\mu\text{A}$
$I_{OS}$	Output Short Circuit Current	$V_{CC} = \text{Max}$ , $V_O = 0 \text{ V}$	-50		-150	mA
$V_T$ , $\bar{V}_T$	Terminated Output Voltage	See Figure 1	2.0			V
					0.4	V
					3.0	V
					0.4	V
$I_X$	Output Leakage Current	$T_A = 25^\circ\text{C}$ $-0.25 \text{ V} < V_X < 6.0 \text{ V}$			100	$\mu\text{A}$
$I_{CC}$	Supply Current (both drivers)	$V_{CC} = 5.5 \text{ V}$ , All Input at 0 V, No Load		45	65	mA

### AC Characteristics $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Condition	Min	Typ <sup>2</sup>	Max	Unit
$t_{PHL}$	Propagation Delay	$C_L = 15 \text{ pF}$ $R_L = 100 \Omega$ , See Figure 2		10	20	ns
				10	20	ns
$t_f$	Fall Time, 90% – 10%			10	20	ns
				10	20	ns
$t_r$	Rise Time, 10% – 90%			10	20	ns
				1.0		ns
$t_{PO} - t_{PO}$	Skew Between Outputs A/A and B/B					

#### Notes



1. Use minimum and maximum values specified in recommended operating conditions.
2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

## DC Test Circuit

**Figure 1 Terminated Output Voltage and Output Balance**



**Figure 2 AC Test Circuit and Voltage Waveform**



### Notes



The pulse generator has the following characteristics:

PRR = 500 kHz,  $t_W = 100$  ns,

$t_r \leqslant 5.0$  ns,  $Z_0 = 50 \Omega$ .

$C_L$  includes probe and jig capacitance

**Figure 3 Typical Delay Characteristics**



# **$\mu$ A9639A**

## **Dual Differential Line Receiver**

Linear Division Interface Products

**Description**

The  $\mu$ A9639A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422, RS-423, and RS-232C. In addition, the  $\mu$ A9639A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The  $\mu$ A9639A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5.0 V power supply and has Schottky TTL compatible outputs. The  $\mu$ A9639A has an operational input common mode range of  $\pm 7.0$  V either differentially or to ground.

- Dual Channels
- Single 5.0 V Supply
- Satisfies EIA Standards RS-422, RS-423, And RS-232C
- Built-In  $\pm 35$  mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology

**Absolute Maximum Ratings**


Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	0.93 W
$V_{CC}$ Lead Potential to Ground	-0.5 V to +7.0 V
Input Potential to Ground Lead	$\pm 25$ V
Differential Input Voltage	$\pm 25$ V
Output Differential to Ground Lead	-0.5 V to 5.5 V
Output Sink Current	50 mA

**Note**

1.  $T_J$  Max = 150°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 7.5 mW/°C.

**Connection Diagram**

**8-Lead DIP  
(Top View)**




CD00221F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9639ATC	9T	Molded DIP

**Equivalent Circuit**



**Recommended Operating Conditions**

Symbol	Characteristic	Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Temperature	0	25	70	°C

# $\mu$ A9639A

## $\mu$ A9639A

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition <sup>1</sup>	Min	Typ <sup>2</sup>	Max	Unit
$V_{TH}$	Differential Input Threshold Voltage <sup>3</sup>	$-7.0 \text{ V} \leq V_{CM} \leq +7.0 \text{ V}$	-0.2		+0.2	V
$V_{TH(R)}$	Differential Input Threshold Voltage <sup>4</sup>	$-7.0 \text{ V} \leq V_{CM} \leq +7.0 \text{ V}$	-0.4		+0.4	V
$I_I$	Input Current <sup>5</sup>	$V_I = 10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$		1.1	3.25	mA
		$V_I = -10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$	-3.25	-1.6		
$I_{OL}$	Output Voltage LOW	$I_{OL} = 20 \text{ mA}, V_{CC} = \text{Min}$		0.35	0.5	V
$I_{OH}$	Output Voltage HIGH	$I_{OH} = -1.0 \text{ mA}, V_{CC} = \text{Min}$	2.5	3.5		V
$I_{OS}$	Output Short Circuit Current <sup>6</sup>	$V_O = 0 \text{ V}, V_{CC} = \text{Max}$	-40	-75	-100	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}, V_{I+} = 0.5 \text{ V}, V_{I-} = \text{GND}$		35	50	mA
$V_{HYST}$	Input Hysteresis	$V_{CM} = \pm 7.0 \text{ V}$ (See Curves)		70		mV

### AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time Low to High	See AC Test Circuit		55	85	ns
$t_{PHL}$	Propagation Delay Time High to Low	See AC Test Circuit		50	75	ns

1. Use Min/Max values specified in recommended operating conditions.

2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

3.  $V_{DIFF}$  (Differential Input Voltage) =  $(V_{I+}) - (V_{I-})$ .


$V_{CM}$  (Common Mode Input Voltage) =  $V_{I+}$  or  $V_{I-}$ .

4.  $500 \Omega \pm 1\%$  in series with inputs.


5. The input not under test is tied to ground.

6. Only one output should be shorted at a time.

### Typical Input/Output Transfer Characteristics





PC01942F



PC01952F

## AC Test Circuit and Waveforms



## Notes


$C_L$  includes jig and probe capacitance.  
All diodes are FD700 or equivalent.

V<sub>I</sub>  
 Amplitude: 1.0 V  
 Offset: 0.5 V  
 Pulse Width: 500 ns  
 PRR: 1 MHz  
 $t_r = t_f \leqslant 5.0 \text{ ns}$

9

### **Typical Applications**

RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission



## Notes

$R_t \geq 50 \Omega$  for RS-422 operation

$R_t$  combined with input impedance of receivers must be greater than  $90 \Omega$ .

# $\mu$ A9640(26S10)

## Quad General Purpose Bus Transceiver

Linear Division Interface Products

**Description**

The  $\mu$ A9640(26S10) is a high speed quad bus transceiver. Each driver output, which is capable of sinking 100 mA at 0.8 V, is connected internally to the high speed bus receiver in addition to being connected to the package lead. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads. The bus output is capable of driving lines having 100  $\Omega$  impedance.

The line can be terminated at both ends and still give considerable noise margin at the receiver. The typical switching point of the receiver is 2.0 V.

The  $\mu$ A9640(26S10) features advanced Schottky processing to minimize propagation delay. The device package also has two ground leads to improve ground current handling and allow close decoupling between  $V_{CC}$  and ground at the package. Both  $GND_1$  and  $GND_2$  should be tied to the ground bus external to the device package.

The  $\mu$ A9640(26S10) is a lead for lead replacement for the AM26S10.

- Input To Bus Is Inverting
- Quad High Speed Open Collector Bus Transceivers
- Driver Outputs Can Sink 100 mA At 0.8 V Maximum
- Advanced Schottky Processing
- PNP Input To Reduce Input Loading

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A9640M)	-55°C to +125°C
Commercial ( $\mu$ A9640C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

 $V_{CC}$  Lead Potential to Ground

-0.5 V to +7.0 V

## Voltage Applied to Outputs

for HIGH Output State -0.5 V to  $V_{CC}$  Max

Input Voltage -0.5 V to +5.5 V

Output Current, into Bus 200 mA

Output, into Outputs (except Bus) 30 mA

Input Current -30 mA to +5.0 mA


**Notes**1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Connection Diagram**

## 16-Lead DIP

(Top View)



CD00911F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9640DM(26S10)	6B	Ceramic DIP
$\mu$ A9640DC(26S10)	6B	Ceramic DIP
$\mu$ A9640PC(26S10)	9B	Molded DIP

**Truth Table**

Inputs		Outputs	
ENABLE	Driver IN <sub>A-D</sub>	Receiver Out <sub>A-D</sub>	
		BUS <sub>A-D</sub>	Y
L	L	H	L
L	H	L	H
H	X	Y	$\bar{Y}$


H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Y = Voltage Level of Bus (Assumes control by another bus transceiver.)

Equivalent Circuit (1/4 of Circuit – Except Strobe)



# $\mu$ A9640(26S10)

## Recommended Operating Conditions

Symbol	Characteristic	Extended <sup>4</sup>			Commercial <sup>5</sup>			Unit
		Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage	4.50	5.0	5.5	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Temperature	-55	25	125	0	25	70	°C

## $\mu$ A9640(26S10)

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

### DC Characteristics

Symbol	Characteristic	Condition <sup>1</sup>		Min	Typ <sup>2</sup>	Max	Unit
V <sub>OH</sub>	Output Voltage HIGH (Receiver Outputs)	$V_{CC} = \text{Min}$ , $I_{OH} = -1.0 \text{ mA}$ , $V_I = V_{IL} \text{ or } V_{IH}$		Extended <sup>4</sup>	2.5	3.4	V
				Comm <sup>5</sup>	2.7	3.4	
V <sub>OL</sub>	Output Voltage LOW (Receiver Outputs)	$V_{CC} = \text{Min}$ , $I_{OL} = 20 \text{ mA}$ , $V_I = V_{IL} \text{ or } V_{IH}$				0.5	V
V <sub>IH</sub>	Input Voltage HIGH (Except Bus)	Guaranteed Input Logic HIGH for All Inputs		2.0			V
V <sub>IL</sub>	Input Voltage LOW (Except Bus)	Guaranteed Input Logic LOW for All Inputs				0.8	V
V <sub>IC</sub>	Input Clamp Voltage (Except Bus)	$V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$				-1.2	V
I <sub>IL</sub>	Input Current LOW	$V_{CC} = \text{Max}$ , $V_I = 0.4 \text{ V}$		ENABLE		-0.36	mA
				DATA		-0.54	
I <sub>IH</sub>	Input Current HIGH	$V_{CC} = \text{Max}$ , $V_I = 2.7 \text{ V}$		ENABLE		20	$\mu\text{A}$
				DATA		30	
		$V_{CC} = \text{Max}$ , $V_I = 5.5 \text{ V}$				100	
I <sub>OS</sub>	Output Short Circuit Current (Except Bus) <sup>3</sup>	$V_{CC} = \text{Max}$		Extended <sup>4</sup>	-20		mA
				Comm <sup>5</sup>	-18		
I <sub>CC</sub>	Supply Current	$V_{CC} = \text{Max}$ , $V_I = V_{IH}$ , Enable = GND			45	70	mA

### AC Characteristics $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition <sup>6</sup>		Min	Typ <sup>2</sup>	Max	Unit
t <sub>PD</sub>	Data Input to Bus	$R_B = 50 \Omega$ , $C_B = 50 \text{ pF}$			10	15	ns
	Enable Input to Bus				14	18	
	Bus to Receiver Out				10	15	
t <sub>r</sub>	Rise Time Bus	$R_B = 50 \Omega$ , $C_B = 50 \text{ pF}$		4.0	10		ns
t <sub>f</sub>	Fall Time Bus			2.0	4.0		ns

**μA9640(26S10) (Cont.)**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

**Bus Input/Output Characteristics**


Symbol	Characteristic	Condition <sup>1</sup>			Min	Typ <sup>2</sup>	Max	Unit	
V <sub>OL</sub>	Output Voltage LOW	V <sub>CC</sub> = Min	Extended <sup>4</sup>		I <sub>OL</sub> = 40 mA		0.33	0.5	
			I <sub>OL</sub> = 70 mA			0.42	0.7		
			I <sub>OL</sub> = 100 mA			0.51	0.8		
		Comm <sup>5</sup>	I <sub>OL</sub> = 40 mA			0.33	0.5		
	I <sub>CEx</sub> (ON)		I <sub>OL</sub> = 70 mA			0.42	0.7		
			I <sub>OL</sub> = 100 mA			0.51	0.8		
	I <sub>CEx</sub> (OFF)	V <sub>CC</sub> = Max	V <sub>O</sub> = 0.8 V				-50	μA	
			Extended <sup>4</sup>		V <sub>O</sub> = 4.5 V		200		
			Comm <sup>5</sup>		V <sub>O</sub> = 4.5 V		100		
V <sub>TH+</sub>	Receiver Input Threshold HIGH	Bus Enable = 2.4 V, V <sub>CC</sub> = Max	Extended <sup>4</sup>			2.0	2.4	V	
V <sub>TH-</sub>	Receiver Input Threshold LOW		Comm <sup>5</sup>			2.0	2.25		

9

**Notes**

- For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C ambient and maximum loading.
- Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- Extended temperature range, ceramic DIP.
- Commercial temperature range, ceramic or molded DIP.
- C<sub>B</sub> and C<sub>L</sub> include probe and jig capacitance.

**Figure 1 AC Test Circuit**




CR01771F

**Note**

- Includes probe and jig capacitance.
- All Diodes 1N916 or equivalent.

**Figure 2 Waveforms**



CR01781F

# $\mu$ A9643

## Dual TTL To MOS/CCD Driver

Linear Division Interface Products

**Description**

The  $\mu$ A9643 is a dual positive logic "AND" TTL-to-MOS driver. The  $\mu$ A9643 is a functional replacement for the SN75322 with one important exception: the two external PNP transistors are no longer needed for operation. The  $\mu$ A9643 is also a functional replacement for the 75363 with the important exception that the  $V_{CC3}$  supply is not needed. The lead connections normally used for the external PNP transistors are purposely not internally connected to the  $\mu$ A9643.

- Satisfies CCD Memory And Delay Line Requirements
- Dual Positive Logic TTL To MOS Driver
- Operates From Standard Bipolar And MOS Supply Voltages
- High Speed Switching
- TTL And DTL Compatible Inputs
- Separate Drivers Address Inputs With Common Strobe
- $V_{OH}$  And  $V_{OL}$  Compatible With Popular MOS RAMs
- Does Not Require External PNP Transistors Or  $V_{CC3}$
- $V_{OH}$  Minimum Is  $V_{CC2} - 0.5$  V

**Absolute Maximum Ratings**


Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	0.93 W
Supply Voltage Range of $V_{CC1}$ <sup>3</sup>	-0.5 V to +7.0 V
Supply Voltage Range of $V_{CC2}$	-0.5 V to +15 V
Input Voltage	5.5 V
Inter-Input Voltage <sup>4</sup>	5.5 V

**Notes**

1.  $T_{J\ Max} = 150^\circ\text{C}$
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 7.5 mW/°C.
3. Voltage values are with respect to network ground terminals unless otherwise noted.
4. This rating applies between any two inputs of any one of the gates.

**Connection Diagram**

8-Lead DIP  
(Top View)



CD00890F

**Order Information**


Device Code	Package Code	Package Description
$\mu$ A9643TC	9T	Molded DIP

9

**Truth Table**

INPUT	ENABLE	OUTPUT
L	L	L
L	H	L
H	L	L
H	H	H

Equivalent Circuit (1/2 of Circuit)



EE00270F

Recommended Operating Conditions

Symbol	Characteristic	Min	Typ	Max	Unit
$V_{CC1}$	Supply Voltage	4.75	5.0	5.25	V
$V_{CC2}$	Supply Voltage	11.4	12	12.6	V
$T_A$	Operating Temperature	0	25	70	°C

# μA9643

**μA9643**

**Electrical Characteristics** Over recommended operating temperature and  $V_{CC1}$ ,  $V_{CC2}$  ranges, unless otherwise specified.

## DC Characteristics

Symbol	Characteristic	Condition		Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH			2.0			V
$V_{IL}$	Input Voltage LOW					0.8	V
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -400 \mu A$		$V_{CC2} - 0.5$	$V_{CC2} - 0.2$		V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 10 \text{ mA}$			0.4	0.5	V
		$I_{OL} = 1.0 \text{ mA}$			0.2	0.3	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC1} = 5.25 \text{ V}$ , $V_{CC2} = 11.4 \text{ V}$ $V_I = 5.25 \text{ V}$				0.1	mA
$I_{IH}$	Input Current HIGH	$V_I = 2.4 \text{ V}$	A Inputs			40	$\mu A$
			E Inputs			80	
$I_{IL}$	Input Current LOW	$V_I = 0.4 \text{ V}$	A Inputs			-0.5	mA
			E Inputs			-1.0	
$I_{CC1(L)}$	Supply Current from $V_{CC1}$ All Outputs LOW	$V_{CC1} = 5.25 \text{ V}$ , $V_{CC2} = 12.6 \text{ V}$			15	19	mA
$I_{CC2(L)}$	Supply Current from $V_{CC2}$ All Outputs LOW	$V_{CC1} = 5.25 \text{ V}$ , $V_{CC2} = 12.6 \text{ V}$			5.5	9.5	mA
$I_{CC1(H)}$	Supply Current from $V_{CC1}$ All Outputs HIGH	$V_{CC1} = 5.25 \text{ V}$ , $V_{CC2} = 12.6 \text{ V}$			9.0	13	mA
$I_{CC2(H)}$	Supply Current from $V_{CC2}$ All Outputs HIGH	$V_{CC1} = 5.25 \text{ V}$ , $V_{CC2} = 12.6 \text{ V}$			5.5	9.5	mA


**AC Characteristics**  $V_{CC1} = 5.0 \text{ V}$ ,  $V_{CC2} = 12 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$t_{DLH}$	Delay Time		$C_L = 300 \text{ pF}$	5.0	9.0	17	ns
$t_{DHL}$	Delay Time			5.0	9.0	17	ns
$t_{TLH}$	Rise Time	$R_{SERIES} = 0$	$C_L = 300 \text{ pF}$	6.0	11	17	ns
$t_{THL}$	Fall Time			6.0	11	17	ns
$t_{TLH}$	Rise Time	$R_{SERIES} = 10 \Omega$	$C_L = 300 \text{ pF}$	8.0	14	20	ns
$t_{THL}$	Fall Time			8.0	14	20	ns
$t_{PLHA-}$ $t_{PLHB}$ $t_{PHLA-}$ $t_{PHLB}$	Skew between outputs A and B				0.5		ns


## Note

- All typical values are at  $V_{CC1} = 5.0 \text{ V}$ ,  $V_{CC2} = 12.0 \text{ V}$ , and  $T_A = 25^\circ\text{C}$  unless otherwise noted.

## AC Test Circuit and Waveforms



CR01750F



CR01760F

### Notes

The pulse generator has the following characteristics:

PRR = 1.0 MHz, Z<sub>0</sub> = 50 Ω

C<sub>L</sub> includes probe and jig capacitance.

# $\mu$ A9645(3245)

## Quad TTL To MOS/CCD Driver

Linear Division Interface Products

**Description**

The  $\mu$ A9645(3245) is a high speed driver intended to be used as a clock (high level) driver for 18 or 22-lead dynamic NMOS RAMs. It also satisfies the non-overlapping 2-phase clock drive requirements for CCD memories like the F464 (64K) RAM.

The circuit is designed to operate on nominal +5.0 V and +12 V power supplies and contains input and output clamp diodes to minimize line reflections.

The device features two common enable inputs, a refresh select input and a clock control input. Internal gating structure is organized so that all four drivers may be deactivated for standby operation, or a single driver may be activated for read/write operation or all four drivers may be activated for refresh operation.

The  $\mu$ A9645(3245) is a lead for lead replacement of the Intel 3245 Quad TTL-to-MOS Driver, with substantially reduced DC power dissipation.

- Interchangeable With Intel 3245
- Four High Speed, High Current Drivers
- Control Logic Optimized For MOS RAMs
- Satisfies CCD Memory And Delay Line Drive Requirements
- TTL And DTL Compatible Inputs
- High Voltage Schottky Technology

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

0°C to +70°C
--------------

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1,2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

Supply Voltage,  $V_{CC1}$ 

-0.5 V to +7.0 V
------------------

Supply Voltage,  $V_{CC2}$ 

-0.5 V to +14.0 V
-------------------

## All Input Voltages

-1.0 V to V-
--------------

## Outputs For Clock Driver


-1.0 V to (V-) +1.0 V
--------------------------

## Temperature Under Bias

-10°C to +70°C
----------------

**Notes**

1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Connection Diagram**16-Lead DIP  
(Top View)

CD00311F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9645DC(3245)	7B	Ceramic DIP
$\mu$ A9645PC(3245)	9B	Molded DIP

**Truth Table**


Inputs					Output	
Control			Address			
$\bar{C}$	$\bar{E}_2$	$\bar{E}_1$	INPUT	REFRESH		
H	X	X	X	X	L	
X	H	X	X	X	L	
X	X	H	X	X	L	
X	X	X	H	H	L	
L	L	L	L	X	H	
L	L	L	X	L	H	

H = HIGH


L = LOW

X = Don't Care

**Equivalent Circuit**



### Logic Diagram



**$\mu$ A9645(3245)**

**Electrical Characteristics**  $V_{CC1} = 5.0 \text{ V} \pm 5\%$ ,  $V_{CC2} = 12 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.

9

### DC Characteristics

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{FD}$	Input Load Current, IN ( $\bar{A}, \bar{B}, \bar{C}, \bar{D}$ )	$V_F = 0.45 \text{ V}$			-0.25	mA
$I_{FE}$	Input Load Current, $\bar{R}, \bar{C}, \bar{E}_1, \bar{E}_2$	$V_F = 0.45 \text{ V}$			-1.0	mA
$I_{RD}$	Data Input Leakage Current	$V_R = 5.0 \text{ V}$			10	$\mu\text{A}$
$I_{RE}$	Enable Input Leakage Current	$V_R = 5.0 \text{ V}$			40	$\mu\text{A}$
$V_{OL}$	Output Voltage LOW	$I_{OL} = 5.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$			0.45	V
		$I_{OL} = -5.0 \text{ mA}$	-1.0			
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -1.0 \text{ mA}, V_{IL} = 0.8 \text{ V}$	$V_{CC2} - 0.50$			V
		$I_{OH} = 5.0 \text{ mA}$			$V_{CC2} + 1.0$	
$V_{IL}$	Input Voltage LOW, All Inputs				0.8	V
$V_{IH}$	Input Voltage HIGH, All Inputs		2.0			V
$I^{+H}$	Positive Supply Current HIGH	$V_{CC1} = 5.25 \text{ V}$		13	20	mA
$I^{-H}$	Negative Supply Current HIGH	$V_{CC2} = 12.6 \text{ V}$		14	20	mA
$P_{C(H)}$	Power Consumption HIGH	All Outputs HIGH		248	357	mW
	Power Per Channel			62	90	mW
$I^{+L}$	Positive Supply Current LOW	$V_{CC1} = 5.25 \text{ V}$		27	35	mA
$I^{-L}$	Negative Supply Current LOW	$V_{CC2} = 12.6 \text{ V}$		12	15	mA
$P_{C(L)}$	Power Consumption LOW	All Outputs LOW		296	373	mW
	Power Per Channel			74	94	mW

**$\mu$ A9645(3245) (Cont.)**

**Electrical Characteristics**  $V_{CC1} = 5.0 \text{ V} \pm 5\%$ ,  $V_{CC2} = 12 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise specified.



**AC Characteristics**

Symbol	Characteristic	Condition	Min <sup>1</sup>	Typ <sup>2,4</sup>	Max <sup>3</sup>	Unit
$t_{-(+)}$	Input to Output Delay	$R_{SERIES} = 0$	5.0	11		ns
$t_{DR1}$	Delay Plus Rise Time	$R_{SERIES} = 0$		18	32	ns
$t_{+(-)}$	Input to Output Delay	$R_{SERIES} = 0$	3.0	7.0		ns
$t_{DF1}$	Delay Plus Fall Time	$R_{SERIES} = 0$		18	32	ns
$t_T$	Output Transition Time	$R_{SERIES} = 20 \Omega$	10	13	20	ns
$t_{DR2}$	Delay Plus Rise Time	$R_{SERIES} = 20 \Omega$		27	38	ns
$t_{DF2}$	Delay Plus Fall Time	$R_{SERIES} = 20 \Omega$		24	38	ns

**Notes**

1.  $C_L = 150 \text{ pF}$
2.  $C_L = 200 \text{ pF}$
3.  $C_L = 250 \text{ pF}$
4. Typical values are measured at  $T_A = 25^\circ\text{C}$

**AC Test Circuit and Waveforms**



**Note**

AC Test Conditions:  
Input Pulse Amplitude = 3.0 V  
Input Pulse Rise and Fall Times = 5.0 ns Between 1.0 V and 2.0 V

**$\mu$ A9665 •  $\mu$ A9666  
 $\mu$ A9667 •  $\mu$ A9668  
High Current/Voltage  
Darlington Drivers**

Linear Division Interface Products

**Description**

The  $\mu$ A9665,  $\mu$ A9666,  $\mu$ A9667, and  $\mu$ A9668 are comprised of seven high voltage, high current NPN Darlington transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads and appropriate emitter base resistors for leakage.

The  $\mu$ A9665 is a general purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. Input current limiting is done by connecting an appropriate discrete resistor to each input.


The  $\mu$ A9666 version does away with the need for any external discrete resistors, since each unit has a resistor and a Zener diode in series with the input. The  $\mu$ A9666 was specifically designed for direct interface from PMOS logic (operating at supply voltages from 14 V to 25 V) to solenoids or relays.

The  $\mu$ A9667 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V.

The  $\mu$ A9668 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating from supply voltages of 6.0 V to 15 V.

The  $\mu$ A9665,  $\mu$ A9666,  $\mu$ A9667, and  $\mu$ A9668 offer solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

- Seven High Gain Darlington Pairs
- High Output Voltage ( $V_{CE} = 50$  V)
- High Output Current ( $I_C = 350$  mA)
- DTL, TTL, PMOS, CMOS Compatible
- Suppression Diodes For Inductive Loads
- 2 Watt Molded DIP On Copper Lead Frame
- Extended Temperature Range

**Connection Diagram**16-Lead DIP  
(Top View)

CD00940F

9

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9665DC	6B	Ceramic DIP
$\mu$ A9665PC	9B	Molded DIP
$\mu$ A9666DM	6B	Ceramic DIP
$\mu$ A9666DC	6B	Ceramic DIP
$\mu$ A9666PC	9B	Molded DIP
$\mu$ A9667DM	6B	Ceramic DIP
$\mu$ A9667DC	6B	Ceramic DIP
$\mu$ A9667PC	9B	Molded DIP
$\mu$ A9668DM	6B	Ceramic DIP
$\mu$ A9668DC	6B	Ceramic DIP
$\mu$ A9668PC	9B	Molded DIP

### Absolute Maximum Ratings

#### Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

#### Operating Temperature Range

Extended ( $\mu$ A9666/7/8M)	-55°C to +125°C
Commercial ( $\mu$ A9665/6/7/8C)	0°C to +70°C

#### Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

#### Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

#### Input Voltage

30 V

#### Output Voltage

55 V

#### Emitter-Base Voltage

6.0 V

#### Continuous Collector Current

500 mA

#### Continuous Base Current


25 mA

#### Notes


1.  $T_J$  Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
3. Under normal operating conditions, these units will sustain 350 mA per output with  $V_{CE(Sat)} = 1.6$  V at 70°C with a pulse width of 20 ms and a duty cycle of 30%.

### Equivalent Circuits


**$\mu$ A9665**




**$\mu$ A9667**



**$\mu$ A9666**



**$\mu$ A9668**



$\mu\text{A}9665/6/7/8$

Electrical Characteristics  $T_A = 25^\circ\text{C}$ , unless otherwise specified.


Symbol	Characteristic	Conditions <sup>1</sup>		Test Figure	Min	Typ	Max	Unit
$I_{CEX}$	Output Leakage Current	$T_A = 70^\circ\text{C}$ for Commercial $V_{CE} = 50 \text{ V}$		1a			100	$\mu\text{A}$
		$V_{CE} = 50 \text{ V}$ , $V_I = 6.0 \text{ V}$	$\mu\text{A}9666$	1b			500	
		$V_{CE} = 50 \text{ V}$ , $V_I = 1.0 \text{ V}$	$\mu\text{A}9668$	1b			500	
$V_{CE(\text{sat})}$	Collector-Emitter Saturation Voltage	$I_C = 350 \text{ mA}$ , $I_B = 500 \mu\text{A}$		2		1.25	1.6	V
		$I_C = 200 \text{ mA}$ , $I_B = 350 \mu\text{A}$		2		1.1	1.3	
		$I_C = 100 \text{ mA}$ , $I_B = 250 \mu\text{A}$		2		0.9	1.1	
$I_{I(\text{ON})}$	Input Current	$V_I = 17 \text{ V}$	$\mu\text{A}9666$	3		0.85	1.3	mA
		$V_I = 3.85 \text{ V}$	$\mu\text{A}9667$	3		0.93	1.35	
		$V_I = 5.0 \text{ V}$	$\mu\text{A}9668$	3		0.35	0.5	
		$V_I = 12 \text{ V}$		3		1.0	1.45	
$I_{I(\text{OFF})}$	Input Current <sup>2</sup>	$T_A = 70^\circ\text{C}$ for Commercial $I_C = 500 \mu\text{A}$		4	50	65		$\mu\text{A}$
$V_{I(\text{ON})}$	Input Voltage <sup>3</sup>	$V_{CE} = 2.0 \text{ V}$ , $I_C = 300 \text{ mA}$	$\mu\text{A}9666$	5			13	V
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 200 \text{ mA}$	$\mu\text{A}9667$	5			2.4	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 250 \text{ mA}$		5			2.7	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 300 \text{ mA}$		5			3.0	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 125 \text{ mA}$	$\mu\text{A}9668$	5			5.0	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 200 \text{ mA}$		5			6.0	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 275 \text{ mA}$		5			7.0	
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 350 \text{ mA}$		5			8.0	
$h_{FE}$	DC Forward Current Transfer Ratio	$V_{CE} = 2.0 \text{ V}$ , $I_C = 350 \text{ mA}$	$\mu\text{A}9665$	2	1000			
$C_I$	Input Capacitance					15	30	pF
$t_{PLH}$	Turn-On Delay	$0.5 V_I$ to $0.5 V_O$				1.0	5.0	$\mu\text{s}$
$t_{PHL}$	Turn-Off Delay	$0.5 V_I$ to $0.5 V_O$				1.0	5.0	$\mu\text{s}$
$I_R$	Clamp Diode Leakage Current	$V_R = 50 \text{ V}$		6			50	$\mu\text{A}$
$V_F$	Clamp Diode Forward Voltage	$I_F = 350 \text{ mA}$		7		1.7	2.0	V

Notes

- All limits stated apply to the complete Darlington series except as specified for a single device type.
- The  $I_{I(\text{OFF})}$  current limit guaranteed against partial turn-on of the output.
- The  $V_{I(\text{ON})}$  voltage limit guarantees a minimum output sink current per the specified test conditions.


### Typical Performance Curves

**Collector Current vs  
Saturation Voltage**




PC06231F

**Collector Current vs Input Current**




PC06241F

**$\mu$ A9666 Input Current vs  
Input Voltage**




PC06251F

**$\mu$ A9667 Input Current vs  
Input Voltage**




PC06261F

**$\mu$ A9668 Input Current vs  
Input Voltage**




PC06271F

**Peak Collector Current vs  
Duty Cycle and Number of  
Outputs (Molded Package)**



PC06291F


**Peak Collector Current vs  
Duty Cycle and Number of  
Outputs (Ceramic Package)**




PC06301F

**Test Circuits**


**Figure 1a**




**Figure 3**




**Figure 6**




**Figure 1b**




**Figure 4**




**Figure 7**



**Figure 2**




**Figure 5**




### Typical Applications

#### PMOS to Load




CR02000F

#### Buffer for Higher Current Loads



CR02010F

#### TTL to Load



CR02020F

# $\mu$ A9679

## Differential Bus Repeater

Linear Division Interface Products

**Description**

The  $\mu$ A9679 Differential Bus Repeater is a monolithic integrated circuit designed for bidirectional data communication on balanced bus transmission lines. The repeater meets EIA Standard RS-422A.

The  $\mu$ A9679 combines a three-state differential line driver and a differential input line receiver, both of which operate from a single 5.0 volt power supply. The driver and receiver are operated from a single enable lead. When one device is active, the other device is disabled. This feature allows for complete isolation of the driver from the receiver function.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown protection for line fault conditions. Thermal shutdown is designed to occur at a junction temperature of  $\approx 160^\circ\text{C}$ . The receiver features a typical input impedance of  $12 \text{ k}\Omega$ , an input sensitivity of  $\pm 200 \text{ mV}$  and a typical input hysteresis of 50 mV.

- Meets EIA Standard RS-422A
- Three-State Control
- Common Enable For Isolation
- Driver Output Capability  $\pm 60 \text{ mA}$
- Thermal Shutdown Protection
- Positive And Negative Current Limiting
- High Impedance Receiver Input
- Receiver Input Sensitivity Of  $\pm 200 \text{ mV}$
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

**Absolute Maximum Ratings**


Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation <sup>1, 2</sup>	0.93 W
Supply Voltage <sup>3</sup>	7.0 V
Input Voltage	5.5 V

**Notes**

1.  $T_J$  Max =  $150^\circ\text{C}$ .
2. Ratings apply to ambient temperature at  $25^\circ\text{C}$ . Above this temperature, derate at  $7.5 \text{ mW}/^\circ\text{C}$ .
3. All voltage values are with respect to network ground terminal.

**Connection Diagram**

8-Lead DIP  
(Top View)



CD01430F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A9679TC	9T	Molded DIP

9

**Function Table Receiver**

Differential Inputs	Enable	Output	Driver
A - B	E	T	
$V_{ID} \geq 0.2 \text{ V}$	L	H	Z
$-0.2 \text{ V} \leq V_{ID} < 0.2 \text{ V}$	L	?	Z
$V_{ID} \leq -0.2 \text{ V}$	L	L	Z
X	H	Z	See Function Table Driver

**Function Table Driver**

Driver Input	Enable	Output	Receiver
A - B	E	Y Z	
H	H	H L	Z
L	H	L H	Z

H = High Level

L = Low Level

? = Indeterminate

X = Immaterial

Z = High Impedance (off)

**Recommended Operating Conditions**

Symbol	Characteristic		Min	Typ	Max	Units
$V_{CC}$	Supply Voltage		4.75	5.0	5.25	V
$V_{ID}$	Differential Input Voltage <sup>1</sup>				$\pm 12$	V
$I_{OH}$	Output Current HIGH	Driver			-60	mA
		Receiver			-400	$\mu$ A
$I_{OL}$	Output Current LOW	Driver			60	mA
		Receiver			16	
$T_A$	Operating Temperature		0	25	70	°C

**Note**

1. The algebraic convention where the less positive (more negative) limit is designated minimum is used in this data sheet for common mode input voltage and threshold voltage levels only.

 **$\mu$ A9679**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

**Driver Section**

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{IH}$	Input Voltage HIGH		2.0			V
$V_{IL}$	Input Voltage LOW				0.8	V
$V_{IC}$	Input Clamp Voltage	$I_I = -18$ mA			-1.5	V
$ V_{OD1} $	Differential Output Voltage	$I_O = 0$ V			4.0	V
$ V_{OD2} $	Differential Output Voltage	$R_L = 100$ $\Omega$	2.0	2.25		V
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage				$\pm 0.2$	V
$I_O$	Output Current with Power Off	$V_{CC} = 0$ V, $V_O = -0.25$ V to 6.0 V			$\pm 100$	$\mu$ A
$I_{OZ}$	High Impedance State Output Current	$V_O = -0.25$ V to 6.0 V		$\pm 50$	$\pm 100$	$\mu$ A
$I_{IH}$	Input Current HIGH	$V_I = 2.7$ V			20	$\mu$ A
$I_{IL}$	Input Current LOW	$V_I = 0.5$ V			-100	$\mu$ A
$I_{OS}$	Output Short Circuit Current	$V_O = V_{CC}$			150	mA
		$V_O = 0$ V			-150	
$I_{CC}$	Supply Current	No Load	Outputs Enabled		35	mA
			Outputs Disabled		40	

**$\mu$ A9679 (Cont.)**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

**Driver Switching Characteristics**  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ .

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{DD}$	Differential Output Delay Time	$R_L = 100 \Omega$		15	25	ns
$t_{TD}$	Differential Output Transition Time	$R_L = 100 \Omega$		15	25	ns
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$		12	20	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$		12	20	ns
$t_{PZH}$	Output Enable Time to High Level	$R_L = 110 \Omega$		25	45	ns
$t_{PZL}$	Output Enable Time to Low Level	$R_L = 110 \Omega$		25	40	ns
$t_{PHZ}$	Output Disable Time from High Level	$R_L = 110 \Omega$		20	25	ns
$t_{PLZ}$	Output Disable Time from Low Level	$R_L = 110 \Omega$		29	35	ns

**Receiver Section**

Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit
$V_{TH+}$	Differential Input High Threshold Voltage	$V_O = 2.7$ V, $I_O = -0.4$ mA			0.2	V
$V_{TH-}$	Differential Input Low Threshold Voltage <sup>2</sup>	$V_O = 0.5$ V, $I_O = 8.0$ mA	-0.2			V
$(V_{TH+}) - (V_{TH-})$	Hysteresis <sup>3</sup>			50		mV
$V_{IH}$	Enable Input Voltage HIGH		2.0			V
$V_{IL}$	Enable Input Voltage LOW				0.8	V
$V_{IC}$	Enable Input Clamp Voltage	$I_I = -18$ mA			-1.5	V
$V_{OH}$	Output Voltage HIGH	$V_{ID} = 200$ mV, $I_{OH} = -400$ $\mu$ A	2.7			V
$V_{OL}$	Output Voltage LOW	$I_{OL} = 8.0$ mA			0.45	V
		$I_{OL} = 16$ mA			0.50	
$I_{OZ}$	High-Impedance State Output Current	$V_O = 0.4$ V			$\pm 100$	$\mu$ A
		$V_O = 2.4$ V				
$I_I$	Line Input Current <sup>4</sup>	$V_I = 12$ V	Other Input = 0 V		1.0	mA
		$V_I = -7.0$ V			-0.8	
$I_{IH}$	Enable Input Current HIGH	$V_{IH} = 2.7$ V			100	$\mu$ A
$I_{IL}$	Enable Input Current LOW	$V_{IL} = 0.4$ V			-100	$\mu$ A
$R_I$	Input Resistance			12		k $\Omega$
$I_{OS}$	Output Short Circuit Current		-15		-85	mA
$I_{CC}$	Supply Current (total package)	No Load	Outputs Enabled		35	mA
			Outputs Disabled		40	

**$\mu$ A9679 (Cont.)**

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

**Receiver Switching Characteristics,  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ .**


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$C_L = 15$ pF		16	25	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	$C_L = 15$ pF		16	25	ns
$t_{PZH}$	Output Enable Time to High Level	$C_L = 15$ pF		15	22	ns
$t_{PZL}$	Output Enable Time to Low Level			15	22	ns
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5.0$ pF		14	30	ns
$t_{PLZ}$	Output Disable Time from Low Level			24	40	ns

**Notes**


1. All Typical values are at  $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ .
2. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
3. Hysteresis is the difference between the positive going input threshold voltage,  $V_{T+}$ , and the negative going input,  $V_{T-}$ .
4. Refer to EIA Standard RS-422A for exact conditions.

**Parameter Measurement Information**


**Figure 1 Driver  $V_{OD2}$  and  $V_{OC}$**



**Figure 2 Driver  $V_{OD2}$  with Varying Common Mode Voltage**





**Figure 3 Receiver  $V_{OH}$  and  $V_{OL}$**





**Parameter Measurement Information (Cont.)**

**Figure 4 Driver Differential Output Delay and Transition Times**





**Figure 5 Drive Propagation Times**





9

**Figure 6 Driver Enable and Disable Times ( $t_{PZH}$ ,  $t_{PHZ}$ )**





**Figure 7 Driver Enable and Disable Times ( $t_{PZL}$ ,  $t_{PLZ}$ )**








**Parameter Measurement Information (Cont.)**

**Figure 8 Receiver Propagation Delay Times**




**Figure 9 Receiver Enable and Disable Times**



**Notes**

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle ≈ 50%,  $t_r \leq 6.0$  ns,  $t_f \leq 6.0$  ns,  $Z_O = 50 \Omega$ .
2.  $C_L$  includes probe and stray capacitance.
3. μA96178 Enable is active low, μA96177 Enable is active high.
4. All diodes are 1N916 or equivalent.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# DAC08

## 8-Bit Multiplying D/A Converter

Linear Division Data Acquisition

**Description**

The DAC08 is an 8-bit multiplying digital-to-analog converter constructed using the Fairchild Planar Epitaxial process. Advanced circuit design achieves very high speed performance with outstanding applications capability and low cost.

- Fast Settling Time To 1/2 LSB 85 ns
- Full Scale Current Prematched To  $\pm 1$  LSB
- Direct Interface To TTL, CMOS, ECL, HTL, PMOS, DTL
- Linearity To  $\pm 0.19\%$  Max Over Temperature Range
- High Output Compliance -10 V To +18 V
- True And Complemented Outputs
- Wide Range Multiplying Capability
- Low Full Scale Current Drift +10 ppm/ $^{\circ}\text{C}$  TYP
- Wide Power Supply Range  $\pm 4.5$  V To  $\pm 18$  V
- Low Power Consumption 33 mW at  $\pm 5$  V
- External Compensation For Max Bandwidth
- Low Cost

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended (DAC08M)	-55°C to +125°C
Commercial (DAC08C)	0°C to 70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>


16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

V+ to V- 36 V

Logic Inputs V- to (V-) + 36 V

V<sub>LC</sub> V- to V+Reference Inputs (V<sub>14</sub>, V<sub>15</sub>) V- to V+

Reference Input Differential

Voltage (V<sub>14</sub>, V<sub>15</sub>)  $\pm 18$  VReference Input Current I<sub>REF</sub> (14) 5.0 mA**Notes**1. T<sub>J Max</sub> = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Molded DIP at 8.3 mW/ $^{\circ}\text{C}$ , the 16L-Ceramic DIP at 10 mW/ $^{\circ}\text{C}$ .**Connection Diagram**16-Lead DIP  
(Top View)

CD01191F


10

**Order Information**

Device Code	Package Code	Package Description
DAC08DM	7B	Ceramic DIP
DAC08EDC	7B	Ceramic DIP
DAC08EPC	9B	Molded DIP
DAC08CDC	7B	Ceramic DIP
DAC08CPC	9B	Molded DIP

# DAC08

## Block Diagram



EO00470F

## DAC08, DAC08E, and DAC08C

**Electrical Characteristics**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for the DAC08E and DAC08C,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the DAC08;  $V_{CC} = \pm 15 \text{ V}$ ,  $I_{REF} = 2.0 \text{ mA}$ . Output characteristics refer to both  $I_{OUT}$  and  $\bar{I}_{OUT}$ .

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
RESO	Resolution			8.0	8.0	8.0	bits
MONO	Monotonicity			8.0	8.0	8.0	bits
NL	Nonlinearity	DAC08, DAC08E		$\pm 0.19$		% FS	
		DAC08C		$\pm 0.39$			
t <sub>s</sub>	Settling Time	To $\pm \frac{1}{2}$ LSB, all bits switched, ON or OFF $T_A = 25^\circ\text{C}$		DAC08	85	135	ns
				DAC08E/C	85	150	
t <sub>PLH</sub>	Propagation Delay	$T_A = 25^\circ\text{C}$	Each bit	35		60	ns
t <sub>PHL</sub>			All bits switched	35		60	
TCl <sub>FS</sub>	Full Scale Temperature Coefficient			$\pm 10$		ppm/ $^\circ\text{C}$	
V <sub>OC</sub>	Output Voltage Compliance	Full scale current change < $\frac{1}{2}$ LSB, $R_O > 20 \text{ m}\Omega$	-10			+18	V
I <sub>FS4</sub>	Full Scale Current	$V_{REF} = 10.000 \text{ V}$ , $R_{14}, R_{15} = 5.000 \text{ k}\Omega$ , $T_A = 25^\circ\text{C}$	1.940	1.990	2.040	mA	
I <sub>FS2</sub>	Full Scale Symmetry	$I_{FS4} - I_{FS2}$	DAC08/E	$\pm 1.0$		$\pm 8.0$	$\mu\text{A}$
I <sub>ZS</sub>			DAC08C	$\pm 2.0$		$\pm 16$	
I <sub>FSR</sub>	Zero Scale Current		DAC08/E	0.2		2.0	$\mu\text{A}$
			DAC08C	0.2		4.0	
V <sub>IL</sub>	Logic Input Voltage LOW	$V_{LC} = 0 \text{ V}$					mA
				0.8			
V <sub>IH</sub>	Logic Input Voltage HIGH	$V_{LC} = 0 \text{ V}$	2.0				
I <sub>IL</sub>	Logic Input Current LOW	$V_{LC} = 0 \text{ V}$ , $V_I = -10 \text{ V}$ to $+0.8 \text{ V}$		-2.0	-10	$\mu\text{A}$	

# DAC08


## DAC08 Series (Cont.)

**Electrical Characteristics**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for the DAC08E and DAC08C,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the DAC08;  $V_{CC} = \pm 15 \text{ V}$ ,  $I_{REF} = 2.0 \text{ mA}$ . Output characteristics refer to both  $I_{OUT}$  and  $\bar{I}_{OUT}$ .


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{IH}$	Logic Input Current HIGH	$V_I = +2.0 \text{ V}$ to $+18 \text{ V}$		0.002	10	$\mu\text{A}$
$V_{IS}$	Logic Input Swing	$V_- = -15 \text{ V}$	-10		+18	$\text{V}$
$V_{THR}$	Logic Threshold Range	$V_{CC} = \pm 15 \text{ V}$	-10		+13.5	$\text{V}$
$I_{15}$	Reference Input Bias Current			-1.0	-3.0	$\mu\text{A}$
$dI/dt$	Reference Current Slew Rate		4.0	8.0		$\text{mA}/\mu\text{s}$
PSSI <sub>FS+</sub>	Power Supply Sensitivity	$V+ = +4.5 \text{ V}$ to $+18 \text{ V}$ , $I_{REF} = 1.000 \text{ mA}$		0.0003	0.01	% / %
PSSI <sub>FS-</sub>		$V- = -4.5 \text{ V}$ to $-18 \text{ V}$ , $I_{REF} = 1.000 \text{ mA}$		0.002	0.01	
$I_+$	Power Supply Current	$V_{CC} = \pm 5.0 \text{ V}$ , $I_{REF} = 1.000 \text{ mA}$		2.3	3.8	mA
$I_-$				-4.3	-5.8	
$I_+$		$V+ = +5.0 \text{ V}$ , $I_{REF} = 2.000 \text{ mA}$ , $V_- = -15 \text{ V}$		2.4	3.8	
$I_-$				-6.4	-7.8	
$I_+$		$V_{CC} = \pm 15 \text{ V}$ , $I_{REF} = 2.000 \text{ mA}$		2.5	3.8	
$I_-$				-6.4	-7.8	
$P_c$	Power Consumption	$V_{CC} = \pm 5.0 \text{ V}$ , $I_{REF} = 1.000 \text{ mA}$		33	48	mW
		$V+ = +5.0 \text{ V}$ , $V_- = -15 \text{ V}$ , $I_{REF} = 2.000 \text{ mA}$		108	136	
		$V_{CC} = \pm 15 \text{ V}$ , $I_{REF} = 2.000 \text{ mA}$		135	174	

## Typical Performance Curves


**Full Scale Current vs Reference Current**



**Reference Input Frequency Response**



**Reference AMP Common Mode Range (Note 1)**




**Note**

- Positive common mode range is always  $(V+) - 1.5 \text{ V}$


# DAC08

## Typical Performance Curves (Cont.)


### Output Current vs Output Voltage (Output Voltage Compliance)




### V<sub>TH</sub> – V<sub>LC</sub> vs Temperature




### Output Voltage Compliance vs Temperature




### Bit Transfer Characteristics (Note 1)




### Supply Current vs Negative Supply Voltage



### Supply Current vs Temperature



### Supply Current vs Positive Supply Voltage




### Note

1. B1 through B8 have identical transfer characteristics. Bits are fully switched, with less than 1/2 LSB error. At less than ±100 mV from actual threshold, these switching points are guaranteed to lie between 0.8 and 2.0 V over the operating temperature range (V<sub>LC</sub> = 0.0 V).

DAC08

## Test Circuits

**Figure 1 Settling Time Measurement**




10

CR02681F

### **Typical Applications**

**Figure 2 Basic Positive Reference Operation**



$$I_{FS} \approx \frac{+V_{REF}}{R_{REF}} \times \frac{255}{256}$$

$$I_O + \bar{I}_O = I_{FS}$$

For all logic states


For fixed reference, TTL operation,  
typical values are:  
 $V_{REF} = +10.000 \text{ V}$   
 $R_{REF} = 5.000 \text{ k}\Omega$   
 $R_{15} \approx R_{REF}$   
 $C_C = 0.01 \mu\text{F}$   
 $V_{LC} = 0 \text{ V (GROUND)}$

GB02691E

# DAC08


## Typical Applications (Cont.)

**Figure 3 Recommended Full Scale Adjustment Circuit**



CR02701F

**Figure 4 Basic Negative Reference Operation**




$$I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$$

CR02711F

**Note**

$R_{REF}$  sets  $I_{FS}$ ;  $R_{15}$  is for bias current cancellation.

**Figure 5 Basic Unipolar Negative Operation**




CR02721F

	B1	B2	B3	B4	B5	B6	B7	B8	$I_o$ mA	$\bar{I}_o$ mA	$E_o$	$\bar{E}_o$
Full Scale	1	1	1	1	1	1	1	1	1.992	.000	-9.960	.000
Full Scale - LSB	1	1	1	1	1	1	1	0	1.984	.008	-9.920	-.040
Half Scale + LSB	1	0	0	0	0	0	0	1	1.008	.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	.992	-5.000	-4.960
Half Scale - LSB	0	1	1	1	1	1	1	1	.992	1.000	-4.960	-5.000
Zero Scale + LSB	0	0	0	0	0	0	0	1	.008	1.984	-.040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	.000	1.992	.000	-9.960

# DAC08

## Typical Applications (Cont.)

Figure 6 High Noise Immunity Current To Voltage Conversion



Provides isolation from ground loops

Symmetrical  $\pm 10$  V output

Useful within systems between boards


True complementary/differential current transmission

High speed analog signal transmission

10

	B1	B2	B3	B4	B5	B6	B7	B8	E <sub>O</sub>
Pos Full Scale	1	1	1	1	1	1	1	1	+9.920
Pos Full Scale - LSB	1	1	1	1	1	1	1	0	+9.840
(+) Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-) Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg Full Scale + LSB	0	0	0	0	0	0	0	1	-9.840
Neg Full Scale	0	0	0	0	0	0	0	0	-9.920

Figure 7 Basic Bipolar Output Operation




	B1	B2	B3	B4	B5	B6	B7	B8	E <sub>O</sub>	$\bar{E}_O$
Pos Full Scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos Full Scale - LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero Scale + LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale - LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg Full Scale + LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg Full Scale	0	0	0	0	0	0	0	0	+10.000	-9.920

# DAC08

## Typical Applications (Cont.)


**Figure 8 Positive Low Impedance Output Operation**



For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to  $\bar{T}_0$  (Lead 2); connect  $T_0$  (Lead 4) to ground.

CR02751F


**Figure 9 Negative Low Impedance Output Operation**



For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to  $\bar{T}_0$  (Lead 2); connect  $T_0$  (Lead 4) to ground.

CR02761F


**Figure 10 Pulsed Reference Operation**



# DAC08

## Typical Applications (Cont.)

Figure 11 Accommodating Bipolar References




$I_{REF} \geq$  peak negative swing of  $I_i$

CR02781F

CR02781F

Figure 12 Interfacing With Various Logic Families



### Note

Do not exceed negative logic input range of DAC

# DAC1408/1508 Series

## 8-Bit Multiplying D/A Converters

Linear Division Data Acquisition

**Description**

The DAC1408/1508 Series are monolithic 8-bit multiplying digital-to-analog converters constructed using the Fairchild Planar Epitaxial process. It is designed for use where the output current is a linear product of an 8-bit digital word and an analog input voltage. The DAC1408/1508 Series are lead-for-lead replacements for the MC 1408 and SSS 1408 devices.

- Relative Accuracy  $\pm 0.19\%$  Error Maximum DAC1408A
- 7 And 6-Bit Accuracy Available DAC1408B, DAC1408C
- Fast Settling Time To 1/2 LSB — 85 ns
- Non-inverting Digital Inputs are TTL And CMOS Compatible
- Output Voltage Swing +0.5 V to -5.0 V
- High-speed Multiplying Input Slew Rate 4.0 mA/ $\mu$ s
- Standard Supply Voltages +5.0 V And -5.0 V To -15 V
- Low Full Scale Current Drift +10 ppm/ $^{\circ}$ C Typically
- Low Power Consumption 33 mW at  $\pm 5$  V
- Low Cost

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

Extended (DAC1508M)	-55°C to +125°C
Commercial (DAC1408C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

## V+

5.5 V

## V-

-16.5 V

## Digital Input Voltage (5 V to 12 V)

5.5 V

## Applied Output Voltage

0.5 V to -5.2 V

## Reference Current (I14)

5.0 mA

Reference Amplifier Inputs (V<sub>14</sub>, V<sub>15</sub>)

5.5 V, -16.5 V


**Notes**

1. T<sub>J Max</sub> = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Molded DIP at 8.3 mW/ $^{\circ}$ C, the 16L-Ceramic DIP at 10 mW/ $^{\circ}$ C.

**Connection Diagram**

## 16-Lead DIP


## (Top View)



CD01180F

**Order Information**

Device Code	Package Code	Package Description
DAC1408ADC	7B	Ceramic DIP
DAC1408APC	9B	Molded DIP
DAC1408BDC	7B	Ceramic DIP
DAC1408BPC	9B	Molded DIP
DAC1408CDC	7B	Ceramic DIP
DAC1408CPC	9B	Molded DIP
DAC1508DM	7B	Ceramic DIP

**Equivalent Circuit**

EO00461F

# DAC1408/1508 Series

## DAC1408/1508 Series

**Electrical Characteristics**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for the DAC1408,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the DAC1508;  
 $V_+ = +5.0 \text{ V}$ ,  $V_- = -15 \text{ V}$ ,  $V_{\text{REF}}/R14 = 2.0 \text{ mA}$ . All digital inputs at HIGH logic level.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$E_r$	Relative Accuracy (Error Relative to Full Scale $I_o$ )	DAC1408A/DAC1508			$\pm 0.19$	%
		DAC1408B <sup>1</sup>			$\pm 0.39$	
		DAC1408C <sup>1</sup>			$\pm 0.78$	
$t_s$	Settling Time to Within $\frac{1}{2}$ LSB (Includes $t_{PLH}$ )	$T_A = 25^\circ\text{C}^2$		85	135	ns
$t_{PLH}, t_{PHL}$	Propagation Delay	$T_A = 25^\circ\text{C}$		30	100	ns
$TCl_O$	Output Full Scale Current Drift			$\pm 20$		ppm/ $^\circ\text{C}$
$V_{IH}$	Logic Input Voltage HIGH		2.0			V
$V_{IL}$	Logic Input Voltage LOW				0.8	
$I_{IH}$	Logic Input Current HIGH	$V_{IH} = 5.0 \text{ V}$		0	0.04	mA
$I_{IL}$	Logic Input Current LOW	$V_{IL} = 0.8 \text{ V}$		-0.4	-0.8	
$I_{IS}$	Reference Input Bias Current			-1.0	-5.0	$\mu\text{A}$
$I_{OR}$	Output Current Range	$V_- = -5.0 \text{ V}$	0	2.0	2.1	mA
		$V_- = -6.0 \text{ to } -15 \text{ V}$	0	2.0	4.2	
$I_o$	Output Current	$V_{\text{REF}} = 2.000 \text{ V}$ , $R14 = 1.0 \text{ k}\Omega$	1.9	1.99	2.1	mA
$I_o$ Min	Output Current	All bits LOW		0	4.0	$\mu\text{A}$
$V_{OC}$	Output Voltage Compliance	$E_r \leqslant 0.19\%$ at $T_A = 25^\circ\text{C}$	$V_- = -5.0 \text{ V}$		-0.55, +0.4	V
			$V_- \text{ below } -10 \text{ V}$		-5.0, +0.5	
$dI/dt$	Reference Current Slew Rate			4.0		$\text{mA}/\mu\text{s}$
PSRR (-)	Output Current Supply Sensitivity			0.5	2.7	$\mu\text{A}/\text{V}$
$I_+$	Supply Current	All bits LOW		+13.5	+22	mA
$I_-$				-7.5	-13	
$V_{R+}$	Power Supply Voltage Range	$T_A = 25^\circ\text{C}$	+4.5	+5.0	+5.5	V
$V_{R-}$			-4.5	-15	-16.5	
$P_c$	Power Consumption	All bits LOW, $V_- = -5.0 \text{ V}$		105	170	mW
		All bits LOW, $V_- = -15 \text{ V}$		190	305	
		All bits HIGH, $V_- = -5.0 \text{ V}$		90		
		All bits HIGH, $V_- = -15 \text{ V}$		160		

### Notes

1. All current switches are tested to guarantee at least 50% of rated output current.
2. All bits switched.

## Test Circuits

**Figure 1 Notation Definitions**



Typical values: R<sub>14</sub> = R<sub>15</sub> = 1 k

V<sub>REF</sub> = +20 V

C = 15 pF

V<sub>1</sub> and I<sub>1</sub> apply to inputs A1 thru A8

The resistor tied to lead 15 is to temperature compensate the bias current and may not be necessary for all applications.


$$I_O = K \left[ \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right]$$

where  $K \approx \frac{V_{REF}}{R_{14}}$

and  $A_n = "1"$  if  $A_n$  is at HIGH level  
 $A_n = "0"$  if  $A_n$  is at LOW level

CR05531F


**Figure 2 Relative Accuracy Test Circuit**




CR02631F

## Test Circuits (Cont.)

Figure 3 Transient Response and Settling Time



CR02641F



CR02650F


## Applications

- Tracking a/d Converters
- Successive Approximation a/d Converters
- 2 1/2 Digit Panel Meters and DVMs
- Waveform Synthesis
- Sample and Hold
- Peak Detector
- Programmable Gain and Attenuation
- CRT Character Generation
- Audio Digitizing and Decoding
- Programmable Power Supplies
- Analog-Digital Multiplication
- Digital-Digital Multiplication
- Analog-Digital Division
- Digital Addition and Subtraction
- Speech Compression and Expansion
- Stepping Motor Drive

# DAC1408/1508 Series


## Applications (Cont.)

**Figure 4 Positive V<sub>REF</sub>**




CR02671F

**Figure 5 Negative V<sub>REF</sub>**



CR02661F

**Figure 6 Use with Current-to-Voltage Converting OP AMP**



**Theoretical V<sub>O</sub>**

$$V_O = \frac{V_{REF}}{R_{14}} (R_O) \left[ \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right]$$

Adjust V<sub>REF</sub> R<sub>14</sub> or R<sub>O</sub> so that V<sub>O</sub> with all digital inputs at HIGH level is equal to 9.961 Volts.

$$V_O = \frac{2V}{1K} (5k) \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right] \\ = 10V \frac{255}{256} = 9.961V$$

CR02661F

# $\mu$ A565

## Digital to Analog Converter

Linear Division Data Acquisition

**Description**


The  $\mu$ A565 is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The  $\mu$ A565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried zener voltage reference to produce a high accuracy analog output current.

The internally buried zener reference is laser-trimmed to 10 V with a  $\pm 1\%$  maximum error. The reference voltage is available externally and can supply up to 1.5 mA beyond that required for the reference and bipolar offset resistors.

The chip also contains additional SiCr thin film resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.

The  $\mu$ A565 is available in four performance grades. The  $\mu$ A565J and  $\mu$ A565K are specified for use over the 0 to 70°C temperature range, and the  $\mu$ A565S and  $\mu$ A565T are specified for the -55°C to +125°C range.

- Single Chip Construction
- Very High Speed, Settles To 1/2 LSB In 200 ns
- Full Scale Switching Time — 30 ns
- High Stability Buried Zener Reference On Chip
- Monotonicity Guaranteed Over Temperature
- Linearity Guaranteed Over Temperature — 1/2 LSB Max ( $\mu$ A565K)
- Low Power, 225 mW Including Reference

**Connection Diagram****24-Lead DIP****(Top View)**

CD01120F

10

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A565SJ	7R	Ceramic (Side Brazed)
$\mu$ A565TJM	7R	Ceramic (Side Brazed)
$\mu$ A565JJC	7R	Ceramic (Side Brazed)
$\mu$ A565KJC	7R	Ceramic (Side Brazed)


**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C	Analog Common to Digital Common Voltage on DAC Output (Lead 9)	± 1.0 V
Operating Temperature Range		Digital Inputs (Leads 13 to 24) to Digital Common	-3.0 V to +12 V
Extended ( $\mu$ A565M)	-55°C to +125°C	Ref In to Analog Common	-1.0 V to +7.0 V
Commercial ( $\mu$ A565C)	0°C to +70°C	Bipolar Offset to Analog Common	± 12 V
Lead Temperature		10 V Span R to Analog Common	± 12 V
Ceramic (Side Brazed) (soldering, 60s)	300°C	20 V Span R to Analog Common	± 12 V
Internal Power Dissipation <sup>1, 2</sup>		Ref Out	Indefinite Short
24L-Ceramic (Side Brazed)	2.50 W		to either Common
V+ to Digital Common	0 V to +18 V		Momentary Short
V- to Digital Common	0 V to -18 V		to V+

**Notes**

1.  $T_J$  Max = 175°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 16.7 mW/°C.

**Block Diagram**



EQ00430F

# $\mu$ A565

$\mu$ A565S/J and  $\mu$ A565T/K

**Electrical Characteristics**  $T_A = +25^\circ\text{C}$ ,  $V+ = +15 \text{ V}$ ,  $V- = -15 \text{ V}$ , unless otherwise specified.<sup>1</sup>

Symbol	Characteristic	Condition	$\mu$ A565S/J <sup>1</sup>			$\mu$ A565T/K <sup>1</sup>			Units	
			Min	Typ	Max	Min	Typ	Max		
$V_{IH}$	Data Input Voltage	Logic "1"	Bit ON	2.0		5.5	2.0		5.5	V
$V_{IL}$		Logic "0"	Bit OFF			0.8			0.8	
$I_{IH}$	Data Input Current	Logic "1"	Bit ON		120	260		120	260	$\mu$ A
$I_{IL}$		Logic "0"	Bit OFF		35	75		35	75	
RESO	Resolution				12			12	Bits	
$I_{FS}$	Output Current	Unipolar	All bits ON (Fig 1)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
		Bipolar	All bits ON or OFF (Fig 2)	$\pm 0.8$	$\pm 1.0$	$\pm 1.2$	$\pm 0.8$	$\pm 1.0$	$\pm 1.2$	
$R_O$	Output Resistance (exclusive of span resistors)			6.0	8.0	10	6.0	8.0	10	k $\Omega$
$I_{ZS}$	Output Offset	Unipolar	(Fig 1)		0.01	0.05		0.01	0.02	% of FS
		Bipolar	$R_2 = 50 \Omega$ fixed (Fig 2)		0.05	0.15		0.05	0.1	
$C_O$	Output Capacitance			25			25			pF
$V_{OC}$	Output Compliance Voltage		$I_{\text{Min}} \text{ to } I_{\text{Max}}$	-1.5		+10	-1.5		+10	V
$E_A$	Accuracy (error relative to full scale)				$\pm \frac{1}{4}$	$\pm \frac{1}{2}$		$\pm \frac{1}{8}$	$\pm \frac{1}{4}$	LSB
					(0.006)	(0.012)		(0.003)	(0.006)	% of FS
		$T_A \text{ Min to } T_A \text{ Max}$			$\pm \frac{1}{2}$	$\pm \frac{3}{4}$		$\pm \frac{1}{4}$	$\pm \frac{1}{2}$	LSB
					(0.012)	(0.018)		(0.006)	(0.012)	% of FS
DNL	Differential Nonlinearity				$\pm \frac{1}{2}$	$\pm \frac{3}{4}$		$\pm \frac{1}{4}$	$\pm \frac{1}{2}$	LSB
			$T_A \text{ Min to } T_A \text{ Max}$	Monotonicity Guaranteed			Monotonicity Guaranteed			
$TC_{IZS}$	Temperature Coefficient of Unipolar Zero	$T_A \text{ Min to } T_A \text{ Max}$		1.0	2.0		1.0	2.0		ppm/ $^\circ\text{C}$
$TC_{IZS}$	Temperature Coefficient of Bipolar Zero	$T_A \text{ Min to } T_A \text{ Max}$		5.0	10		5.0	10		ppm/ $^\circ\text{C}$
$TC_{IFS}$	Temperature Coefficient of Gain (Full Scale)	$T_A \text{ Min to } T_A \text{ Max}$		15	30		10	20		ppm/ $^\circ\text{C}$
$TC_{DNL}$	Temperature Coefficient of Differential Nonlinearity	$T_A \text{ Min to } T_A \text{ Max}$		2.0			2.0			ppm/ $^\circ\text{C}$
$t_S$	Settling Time to $\frac{1}{2}$ LSB	All Bits ON-to-OFF or OFF-to-ON		200	400		200	400		ns

# $\mu$ A565

$\mu$ A565S/J and  $\mu$ A565T/K (Cont.)

**Electrical Characteristics**  $T_A = +25^\circ\text{C}$ ,  $V+ = +15 \text{ V}$ ,  $V- = -15 \text{ V}$ , unless otherwise specified.<sup>1</sup>


Symbol	Characteristic	Condition	$\mu$ A565S/J <sup>1</sup>			$\mu$ A565T/K <sup>1</sup>			Units
			Min	Typ	Max	Min	Typ	Max	
$t_{PLH}$	Full Scale Transition	10% to 90% Delay plus Rise Time		15	30		15	30	ns
$t_{PHL}$		90% to 10% Delay plus Fall Time		30	50		30	50	
$I+$	Power Requirements	$V+ = +13.5 \text{ V}$ to $+16.5 \text{ V}$		3.0	5.0		3.0	5.0	mA
$I-$		$V- = -13.5 \text{ V}$ to $-16.5 \text{ V}$		-12	-18		-12	-18	
$PSS_{IFS}$	Power Supply Sensitivity	$V+ = +15 \text{ V}$ , $\pm 10\%$		3.0	10		3.0	10	ppm of FS/%
		$V- = -15 \text{ V}$ , $\pm 10\%$		15	25		15	25	
POR	Programmable Output Range		0 to +5.0			0 to +5.0			V
			-2.5 to +2.5			-2.5 to +2.5			V
			0 to +10			0 to +10			V
			-5.0 to +5.0			-5.0 to +5.0			V
			-10 to +10			-10 to +10			V
$I_{FS R2}$	External Adjustments	Gain Error with Fixed $50 \Omega$ Resistor for $R_2$		$\pm 0.1$	$\pm 0.25$		$\pm 0.1$	$\pm 0.25$	% of FS
$I_{ZS R1}$		Bipolar Zero Error with Fixed $50 \Omega$ Resistor for $R_1$		$\pm 0.05$	$\pm 0.15$		$\pm 0.05$	$\pm 0.1$	
$I_{FS R2}$		Gain Adjustment Range	$\pm 0.25$			$\pm 0.25$			
$I_{ZS R1}$		Bipolar Zero Adjustment Range	$\pm 0.15$			$\pm 0.15$			
$Z_I$	Reference Input Impedance		15	20	25	15	20	25	$k\Omega$
$V_{REF}$	Reference Output	Voltage	9.90	10.00	10.10	9.90	10.00	10.10	V
$I_{REF}$		Current (avail. for external loads)	1.5	2.5		1.5	2.5		mA
$P_c$	Power Consumption			225	345		225	345	mW

**Note**


1.  $T_A$  Min and  $T_A$  Max are  $0^\circ\text{C}$  and  $70^\circ\text{C}$  for J and K grade, and  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for S and T grade.

## Typical Performance Curve

## Typical Negative Compliance Range vs Negative Supply



**Figure 1** 0 V to +10 V Unipolar Voltage Output



## Typical Applications

## **Buffered Voltage**

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figure 1 with the preferred trimming techniques. If a low offset operational amplifier ( $\mu$ A714L,  $\mu$ A725A) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below  $\frac{1}{2}$  LSB). If a  $50\ \Omega$  fixed resistor is substituted for the  $100\ \Omega$  trimmer, typically the unipolar zero will be within  $\pm \frac{1}{2}$  LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a  $50\ \Omega$  resistor for the  $100\ \Omega$  bipolar offset trimmer will give a bipolar zero error typically within  $\pm 2$  LSB (0.05%).

The  $\mu$ A771 is recommended for buffered voltage output applications which require a settling time to  $\pm \frac{1}{2}$  LSB of two microseconds. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

10

Digital and analog common must have a common current return path.

\*See typical applications continued for proper connections.

This unipolar configuration (Figure 1) will provide a unipolar 0 to +10 V output range. In this mode, the bipolar terminal, lead 8, should be grounded if not used for trimming.

#### Step I, Zero Adjust

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1 LSB = 2.44 mV). In most cases this trim is not needed, but lead 8 should then be connected to lead 5.

#### Step II, Gain Adjust

Turn all bits ON and adjust 100  $\Omega$  gain trimmer, R2, until the output is 9.9976 V. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V.) If a 10.2375 V full scale is desired (exactly 2.5 mV/bit), insert a 120  $\Omega$  resistor in series with the gain resistor at lead 10 to the op amp output.

Figure 2 bipolar configuration, will provide a bipolar output voltage from -5.000 V to +4.9976 V, with positive full scale occurring with all bits ON (all "1"s).


#### Step I, Offset Adjust

Turn OFF all bits. Adjust 100  $\Omega$  trimmer R1, to give -5.000 V output.

#### Step II, Gain Adjust

Turn ON all bits, adjust 100  $\Omega$  gain trimmer, R2, to give a reading of +4.9976 V.

**Figure 2 ± 5 V Bipolar Voltage Output**



Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

The  $\mu$ A565 can also be easily configured for a unipolar 0 V to +5 V range or  $\pm$  2.5 V and  $\pm$  10 V bipolar ranges by using the additional 5 k $\Omega$  application resistor provided at the 20 V span R terminal, lead 11. For a 5 V span (0 to +5 or  $\pm$  2.5), the two 5 k $\Omega$  resistors are used in parallel by shorting lead 11 to lead 9 and connecting lead 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the  $\pm$  10 V range (20 V span) use the 5 k $\Omega$  resistors in series by connecting only lead 11 to the op amp output and the bipolar offset connected as shown. The  $\pm$  10 V option is shown in Figure 3.

#### Internal/External Reference Use

The  $\mu$ A565 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the  $\mu$ A565 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale and bipolar) are done in this configuration.

The  $\mu$ A565 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to REF IN and 1.0 mA to BIPOLEAR OFFSET IN, if used). A minimum of 1.5 mA is available for driving external circuits. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

#### Digital Input Considerations

The  $\mu$ A565 uses a standard positive true straight binary code for unipolar outputs (all "1"s give full scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all "0"s on the inputs, the output will go to negative full scale; with 100...00 (only the MSB on), the output will be 0.00 V; with all "1"s, the output will go to positive full scale.

The threshold of the digital input circuitry is set at 1.4 V and does not vary with supply voltage. The input lines can interface with any type of 5 V logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input


circuit is shown in Figure 4. The input line can be modelled as a  $30\text{ k}\Omega$  resistance connected to  $-0.7\text{ V}$  rail.

#### Application of Analog and Digital Commons

The  $\mu$ A565 brings out separate analog and digital grounds to allow optimum connections for low noise and high speed performance. The two ground lines can be separated by up to 200 mV without any loss in performance. There may be some loss in linearity beyond that level. Up to  $\pm 1.0\text{ V}$  can be tolerated between the ground lines without damage to the device. If the  $\mu$ A565 is to be used in a system in which the two grounds will be ultimately connected at some distance from the device, it is recommended that parallel back-to-back diodes be connected between the ground lines near the device to prevent a fault condition.

The analog common at lead 5 is the ground reference point for the internal reference and is thus the "high quality" ground for the  $\mu$ A565: it should be connected directly to the analog reference point of the system. The digital common at lead 12 can be connected to the most convenient ground reference point; analog power return is preferred, but digital ground is acceptable. If digital common contains high frequency noise beyond 200 mV, this noise may feed through the converter, so that some caution will be required in applying these grounds.

Figure 3  $\pm 10\text{ V}$  Bipolar Voltage Output




CR02490F

## Output Voltage Compliance

The  $\mu$ A565 has a typical output compliance range from -2 V to +10 V. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k $\Omega$  in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply.

Figure 4 Equivalent Digital Input Circuit



CR02500F

# $\mu$ A571

## Analog to Digital Converter

### Linear Division Data Acquisition

#### Description

The  $\mu$ A571 is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers — all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 25  $\mu$ s.

The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.

Operation is guaranteed with -15 V and +5 V to +15 V supplies. The device will also operate with a -12 V supply.


Operating on supplies of +5 V to  $\pm$  15 V, the  $\mu$ A571 will accept analog inputs of 0 V to +10 V unipolar, or  $\pm$  5 V bipolar, externally selectable. As the BLANK and CONVERT input is driven LOW, the 3-state outputs will be open and a conversion starts. Upon completion of the conversion, the DATA READY line will go LOW and the data will appear at the output. Pulling the BLANK and CONVERT input HIGH blanks the outputs and readies the device for the next conversion. The  $\mu$ A571 executes a true 10-bit conversion with no missing codes in approximately 25  $\mu$ s.

The  $\mu$ A571 is available in two versions for the 0°C to +70°C temperature range, the  $\mu$ A571J and K. The  $\mu$ A571S guarantees 10-bit accuracy and no missing codes from -55°C to +125°C. All three grades are packaged in an 18-lead ceramic side brazed package.

- Complete A/D Converter With Reference And Clock
- Fast Successive Approximation Conversion — 25  $\mu$ s
- No Missing Codes Over Temperature
- Digital Multiplexing — 3-State Outputs
- 18-Lead Ceramic Side Brazed Package
- Low Cost Monolithic Construction

#### Connection Diagram

##### 18-Lead DIP (Top View)



CD01170F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A571SJM	FD	Ceramic (Side Brazed)
$\mu$ A571JJC	FD	Ceramic (Side Brazed)
$\mu$ A571KJC	FD	Ceramic (Side Brazed)

10

#### Absolute Maximum Ratings


Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	
Extended ( $\mu$ A571M)	-55°C to +125°C
Commercial ( $\mu$ A571C)	0°C to +70°C
Lead Temperature	
Ceramic (Side Brazed) (soldering, 60 s)	300°C
Internal Power Dissipation <sup>1, 2</sup>	
18L-Ceramic (Side Brazed)	1.74 W
V+ to Digital Common	0 to +7 V
V- to Digital Common	0 to -16.5 V
Analog Common to Digital Common	$\pm$ 1 V
Analog Input to Analog Common	$\pm$ 15 V
Control Inputs	0 to V+
Digital Outputs (Blank Mode)	0 to V+

#### Notes

1.  $T_J$  Max = 175°C.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 11.6 mW/°C.

Block Diagram



E000451F

**μA571J and μA571K**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $T_A \text{ Min} = 0^\circ\text{C}$ ,  $T_A \text{ Max} = 70^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	μA571J			μA571K			Units
			Min	Typ	Max	Min	Typ	Max	
RESO	Resolution			10			10		Bits
$E_A$	Relative Accuracy <sup>1</sup>				± 1.0			± ½	LSB
		$T_A \text{ Min to } T_A \text{ Max}$			± 1.0			± ½	
$V_{FS}$	Full Scale Calibration <sup>2</sup>	With 15 $\Omega$ Resistor in Series with Analog Input	± 2.0			± 2.0			LSB
$V_{zs}$	Unipolar Offset				± 1.0			± ½	LSB
	Bipolar Offset				± 1.0			± ½	
DNL	Differential Nonlinearity			10			10		Bits
		$T_A \text{ Min to } T_A \text{ Max}$		9.0			10		
TC <sub>VZS</sub>	Temperature Coefficient of Unipolar Offset	25°C to $T_A \text{ Min or } T_A \text{ Max}$			± 2.0			± 1.0	LSB
					44			22	
TC <sub>VZS</sub>	Temperature Coefficient of Bipolar Offset	25°C to $T_A \text{ Min or } T_A \text{ Max}$			± 2.0			± 1.0	LSB
					44			22	
TC <sub>VFS</sub>	Temperature Coefficient of Full Scale Calibration	25°C to $T_A \text{ Min or } T_A \text{ Max}$ , with 15 $\Omega$ Resistor or 50 $\Omega$ Trimmer			± 4.0			± 2.0	LSB
					88			44	
PSRR	Power Supply Rejection Ratio	CMOS Pos Supply	± 13.5 V $\leq V+ \leq +16.5 \text{ V}$					± 1.0	LSB
		TTL Pos Supply	+ 4.5 V $\leq V+ \leq 5.5 \text{ V}$			± 2.0		± 1.0	
		Negative Supply	- 16.5 V $\leq V+ \leq -13.5 \text{ V}$			± 2.0		± 1.0	
$Z_I$	Analog Input Impedance		3.0	5.0	7.0	3.0	5.0	7.0	k $\Omega$
$V_{IR}$	Analog Input Ranges	Unipolar	0		10	0		10	V
		Bipolar	- 5.0		+ 5.0	- 5.0		+ 5.0	
OC	Output Coding	Unipolar		Positive True Binary			Positive True Binary		
		Bipolar		Positive True Offset Binary			Positive True Offset Binary		
I <sub>OL</sub>	Output Sink Current	$V_O = 0.4 \text{ V Max}$ , $T_A \text{ Min to } T_A \text{ Max}$	3.2			3.2			mA
I <sub>OH</sub>	Output Source Current <sup>3</sup> (Bit Outputs)	$V_O = 2.4 \text{ V Min}$ , $T_A \text{ Min to } T_A \text{ Max}$	0.5			0.5			mA
$\overline{BC} I_{IH}$	Output Leakage When Blanked				± 40			± 40	$\mu\text{A}$

# $\mu$ A571

## $\mu$ A571J and $\mu$ A571K (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $T_A \text{ Min} = 0^\circ\text{C}$ ,  $T_A \text{ Max} = 70^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A571J			$\mu$ A571K			Units
			Min	Typ	Max	Min	Typ	Max	
$\overline{B}\overline{C}$ $I_{IL}$	Blank & Convert Input	$0 \text{ V} \leq V_I \leq V+$			40			40	$\mu\text{A}$
$V_{IH}$	Blank-Logic "1"		2.0			2.0			V
$V_{IL}$	Convert-Logic "0"				0.8			0.8	V
$t_{CONV}$	Conversion Time		15	25	40	15	25	40	$\mu\text{s}$
$V+$	Operating Range		+4.5		+5.5	+4.5		+16.5	V
$V-$			-12		-16.5	-12		-16.5	
$I_{BLK}$	Operating Current-Blank Mode	$V+ = +5.0 \text{ V}$		2.0	10		2.0	10	mA
		$V+ = +15 \text{ V}$		5.0	10		5.0	10	
		$V- = -15 \text{ V}$		9.0	15		9.0	15	
$I_{CONV}$	Operating Current-Convert Mode	$V+ = +5.0 \text{ V}$		5.0			5.0		mA
		$V+ = +15 \text{ V}$		10			10		
		$V- = -15 \text{ V}$		10			10		

## $\mu$ A571S

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $T_A \text{ Min} = -55^\circ\text{C}$ ,  $T_A \text{ Max} = 125^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A571S			Units
			Min	Typ	Max	
RESO	Resolution				10	
$E_A$	Relative Accuracy <sup>1</sup>				$\pm 1.0$	LSB
		$T_A \text{ Min} \text{ to } T_A \text{ Max}$			$\pm 1.0$	
$V_{FS}$	Full Scale Calibration <sup>2</sup>	With 15 $\Omega$ Resistor in Series with Analog Input			$\pm 2.0$	
$V_{zs}$	Unipolar Offset				$\pm 1.0$	LSB
	Bipolar Offset				$\pm 1.0$	
DNL	Differential Nonlinearity				10	Bits
		$T_A \text{ Min} \text{ to } T_A \text{ Max}$			10	
TC <sub>Vzs</sub>	Temperature Coefficient of Unipolar Offset	25°C to $T_A \text{ Min}$ or $T_A \text{ Max}$			$\pm 2.0$	LSB
					20	ppm/ $^\circ\text{C}$
TC <sub>Vzs</sub>	Temperature Coefficient of Bipolar Offset	25°C to $T_A \text{ Min}$ or $T_A \text{ Max}$			$\pm 2.0$	LSB
					20	ppm/ $^\circ\text{C}$

# $\mu$ A571

## $\mu$ A571S (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $T_A \text{ Min} = -55^\circ\text{C}$ ,  $T_A \text{ Max} = 125^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	$\mu$ A571S			Units	
			Min	Typ	Max		
TC <sub>VFS</sub>	Temperature Coefficient of Full Scale Calibration	$25^\circ\text{C}$ to $T_A \text{ Min}$ or $T_A \text{ Max}$ , with $15 \Omega$ Fixed Resistor or $50 \Omega$ Trimmer			$\pm 5.0$	LSB	
					50	ppm/ $^\circ\text{C}$	
PSRR	Power Supply Rejection Ratio	TTL Pos Supply	$+4.5 \text{ V} \leq V+ \leq 5.5 \text{ V}$		$\pm 2.0$	LSB	
		Neg Supply	$-16.5 \text{ V} \leq V+ \leq -13.5 \text{ V}$		$\pm 2.0$		
Z <sub>I</sub>	Analog Input Impedance			3.0	5.0	7.0	
V <sub>IR</sub>	Analog Input Ranges	Unipolar		0	10	V	
		Bipolar		-5.0	+5.0		
OC	Output Coding	Unipolar		Positive True Binary			
		Bipolar		Positive True Offset Binary			
I <sub>OL</sub>	Output Sink Current	$V_O = 0.4 \text{ V}$ Max, $T_A \text{ Min}$ to $T_A \text{ Max}$	3.2			mA	
I <sub>OH</sub>	Output Source Current (Bit Outputs) <sup>3</sup>	$V_O = 2.4 \text{ V}$ Min, $T_A \text{ Min}$ to $T_A \text{ Max}$	0.5			mA	
B̄C I <sub>IL</sub>	Output Leakage When Blanked				$\pm 40$	$\mu\text{A}$	
B̄C I <sub>IL</sub>	Blank & Convert Input				$\pm 40$	$\mu\text{A}$	
V <sub>IH</sub>	Blank-Logic "1"		2.0			V	
V <sub>IL</sub>	Convert-Logic "0"				0.8	V	
t <sub>CONV</sub>	Conversion Time		15	25	40	$\mu\text{s}$	
V+	Operating Range		+4.5		+5.5	V	
			-12		-16.5		
I <sub>BLK</sub>	Operating Current-Blank Mode	V+ = +5.0 V		2.0	10	mA	
		V+ = +15 V		5.0	10		
		V- = -15 V		9.0	15		
I <sub>CONV</sub>	Operating Current-Convert Mode	V+ = +5.0 V		5.0		mA	
		V+ = +15 V		10			
		V- = -15 V		10			

### Notes

- Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.
- Full scale calibration is guaranteed trimmable to zero with an external  $50 \Omega$  potentiometer in place of the  $15 \Omega$  fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.

- The data output lines have active pull-ups to source 0.5 mA. The DATA READY line is open collector with a nominal  $6 \text{ k}\Omega$  internal pull-up resistor.

## Typical Applications

### Standard $\mu$ A571 Operation

The  $\mu$ A571 contains all the active components required to perform a complete A/D conversion. For most situations, all that is necessary is connection of the power supply (+5.0 V and -15 V), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The connection diagram is shown in Figure 1.

### Full Scale Calibration

The 5.0 k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC — plus about 0.3% — when a full scale analog input voltage of 9.990 V (10 V — 1 LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 V full scale can be achieved to sufficient accuracy by simply inserting a 15  $\Omega$  resistor in series with the analog input to lead 13. Typical full scale calibration error will then be about  $\pm 2$  LSB or  $\pm 0.2\%$ . If the more precise calibration is desired, a 50  $\Omega$  trimmer should be used instead. Set the analog input at 9.990 V, and set their trimmer so that the output code is just at the transition between 1111111110 and 1111111111. Each LSB will then have a weight of 9.766 mV. If a nominal full scale of 10.24 V is desired (which makes the LSB exactly 10.00 mV), a 100  $\Omega$  resistor in series with a 100  $\Omega$  trimmer (or a 200  $\Omega$  trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale

temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5 k $\Omega$ .

### Bipolar Operation


The standard unipolar 0 V to +10 V range is obtained by shorting the bipolar offset control lead to digital common. If the lead is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5 V to +5 V range with an offset binary output code. (-5.00 V will give a 10-bit code of 000000000; an input of 0.00 V results in an output code of 1000000000 and 4.99 V at the input yields the 1111111111 code). The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 2.

### Common Mode Range

The  $\mu$ A571 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as  $\pm 200$  mV of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.


In normal operation the Analog Common terminal may generate transient currents of up to 2.0 mA during a conversion. In addition, a static current of about 2.0 mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1.0 mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.

Figure 2 Bipolar Offset Controlled by Logic Gate



Gate output = 1 unipolar 0 to 10 V input range  
Gate output = 0 bipolar  $\pm 5$  V input range

Figure 1 Standard  $\mu$ A571 Connections  
(Top View)



CD01200F


The absolute maximum voltage rating between the two commons is  $\pm 1.0$  V. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.

#### Zero Offset


The apparent zero point of the μA571 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 3 illustrates two methods of providing this offset. Figure 3A shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.

Figure 4 shows the nominal transfer curve near zero for a μA571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it

**Figure 3a Zero Offset ADJ  $\pm 3$ -Bit Range**



**Figure 3b  $\frac{1}{2}$ -Bit Zero Offset**




#### Note

During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common should go to the signal input side of the resistive offset network.

will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 3b. At balance (after a conversion) approximately 2.0 mA flows into the Analog Common terminal. A  $2.7\ \Omega$  resistor is series with this terminal will result in approximately the desired  $\frac{1}{2}$  bit offset of the transfer characteristics. The nominal 2.0 mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a  $5.0\ \Omega$  potentiometer (connected as a rheostat) can be used as R2. Additional negative offset range may be obtained by using larger values of


**Figure 4 μA571 Transfer Curve — Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights  $\sim 9.766$  mV)**

#### Nominal Characteristics referred to Analog Common



10

#### Offset Characteristics with $2.7\ \Omega$ in series with Analog Common



R2. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of  $\frac{1}{2}$  LSB is introduced, full scale trimming as described on previous page should be done with an analog input of 9.985 V.

### Control and Timing of the μA571

There are several important timing and control features on the μA571 which must be understood precisely to allow optimum interface to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 5.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and CONVERT (B & C) line is held HIGH, the output lines will be "open", and the DATA READY (DR) line will be HIGH. This mode is the lowest power state of the device (typically 150 mW). When the B & C line is brought LOW, the conversion cycle is initiated; but the DR and data lines do not change state. When the conversion cycle is complete (typically 25  $\mu$ s), the DR line goes LOW, and within 500 ns, the data lines become active with the new data.

About 1.5  $\mu$ s after the B & C line is again brought HIGH, the DR line will go HIGH and the data lines will go open. When the B & C line is again brought LOW, a new conversion will begin. The minimum pulse width for the B & C line to blank previous data and start a new conversion is 2.0  $\mu$ s. If the B & C line is brought HIGH during a conversion, the conversion will stop, and the DR and data lines will not change. If a 2.0  $\mu$ s or longer pulse is ap-

plied to the B & C line during a conversion, the converter will clear and start a new conversion cycle.

### Control Modes with BLANK and CONVERT


The timing sequence of the μA571 discussed above allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.

#### Convert Pulse Mode


In this mode, data is present at the output of the converter at all times except when conversion is taking place.

Figure 6 illustrates the timing of this mode. The BLANK and CONVERT line is normally LOW and conversions are triggered by a positive pulse.

**Figure 6 Convert Pulse Mode**



**Figure 5 μA571 Timing and Control Sequence**




## Multiplex Mode

In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing is shown in Figure 7.

This operating mode allows multiple  $\mu$ A571 devices to drive common data lines. All BLANK and CONVERT lines are held HIGH to keep the outputs blanked. A single  $\mu$ A571 is selected, its BLANK and CONVERT line is driven LOW and at the end of conversion, which is indicated by DATA READY going LOW, the conversion result will be present at the outputs. When this data has been read from the 10-bit bus, BLANK and CONVERT is restored to the blank mode to clear the data bus for other converters. When several  $\mu$ A571's are multiplexed in sequence, a new conversion may be started in one  $\mu$ A571 while data is being read from another. As long as the data is read and the first  $\mu$ A571 is cleared within 15  $\mu$ s after the start of conversion of the second  $\mu$ A571, no data overlap will occur.

Figure 7 Multiplex Mode



# **$\mu$ A9650**

## **4-Bit Current Source**

### Linear Division Data Acquisition

#### Description

The  $\mu$ A9650 is a high speed 4-bit precision current source, intended for use in D/A and A/D converters with up to 12-bit accuracy. It is constructed on a single silicon chip, using the Fairchild Planar Epitaxial process and consists of a reference transistor and four logic operated precision current sources connected to a single output summing line. Logic inputs are fully TTL compatible under all temperature and supply conditions. A clamp circuit is provided to prevent turn-on latch up on the reference input.

- 200 ns Settling Time ( $12 \pm 1/2$  LSB)
- Variable Bit Currents
- Reference Compensation
- TTL Compatible

#### Absolute Maximum Ratings


Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Internal Power Dissipation <sup>1, 2</sup>	
16L-Ceramic DIP	1.50 W
Logic Input Voltage	+5.5 V
V+	+7 V
V-	-18 V
MSB Current	2.0 mA
V <sub>REF</sub> Inputs	+7 V to V-
Output (V <sub>REF</sub> voltage $\geq -7.0$ V)	+18 V to V <sub>REF</sub>

#### Notes

1. T<sub>J</sub> MAX = 175°C.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW°C.

#### Connection Diagram

##### 16-Lead DIP (Top View)



CD01130F

#### Order Information

Device Code	Package Code	Package Description
$\mu$ A96501DC	6B	Ceramic DIP
$\mu$ A96502DC	6B	Ceramic DIP
$\mu$ A96503DC	6B	Ceramic DIP


#### Truth Table

Logic Input	Nominal Output Current (mA)	Logic Input	Nominal Output Current (mA)
0000	1.875	1000	0.875
0001	1.750	1001	0.750
0010	1.625	1010	0.625
0011	1.500	1011	0.500
0100	1.375	1100	0.375
0101	1.250	1101	0.250
0110	1.125	1110	0.125
0111	1.000	1111	0.000

#### $\mu$ A9650 Kits Required to Build D/A-A/D Converters

Temperature Range	Type And No. of Unit		
0°C to +70°C	96501C	96502C	96503C
Accuracy to:			
8 Bits	0	0	2
10 Bits	0	1	2
12 Bits	1	1	1

**Equivalent Circuit**



# $\mu$ A9650

$\mu$ A96501C •  $\mu$ A96502C •  $\mu$ A96503C

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$E_A$	Accuracy	( $\mu$ A96501C)			$\pm 0.01$	% of IFS
		( $\mu$ A96502C)			$\pm 0.05$	
		( $\mu$ A96503C)			$\pm 0.2$	
$I_{FSER}$	Full Scale Output Current Error	( $\mu$ A96501C)			$\pm 0.1$	%
		( $\mu$ A96502C)			$\pm 0.2$	
		( $\mu$ A96503C)			$\pm 0.4$	
$PSC_{IFS}$	Power Supply Coefficient of Full Scale Output Current	( $\mu$ A96501C)			$\pm 0.003$	% /V
		( $\mu$ A96502C, $\mu$ A96503C)			$\pm 0.012$	
$V_{BE}$	$V_{BE}$ Range			620		mV
$h_{FE}$	$h_{FE}$ of Reference Transistor			1000		
$Z_O$	Output Impedance	All Bits On		5.0		M $\Omega$

The following specifications apply for  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$

$E_A$	Accuracy	( $\mu$ A96501C)			$\pm 0.025$	% of IFS
		( $\mu$ A96502C)			$\pm 0.1$	
		( $\mu$ A96503C)			$\pm 0.3$	
$I_{FSER}$	Full Scale Output Current Error	( $\mu$ A96501C)			0.2	%
		( $\mu$ A96502C)			0.3	
		( $\mu$ A96503C)			0.6	
$PSS_{IFS}$	Power Supply Sensitivity of Full Scale Output Current	( $\mu$ A96501C)			$\pm 0.006$	% /V
		( $\mu$ A96502C, $\mu$ A96503C)			$\pm 0.024$	
$V_{IL}$	Input Voltage LOW	Each Bit On			0.8	V
$V_{IH}$	Input Voltage HIGH	Each Bit Off	2.0			V
$I_{IL}$	Input Current LOW	$V_{IL} = 0.4 \text{ V}$			-1.6	mA
$I_{IH}$	Input Current HIGH	$V_{IH} = 2.4 \text{ V}$			40	$\mu\text{A}$
$I_O$	Output Current	Bit 1 (MSB)		1.0	2.0	mA
		Bit 2		0.5	1.0	
		Bit 3		0.25	0.5	
		Bit 4 (LSB)		0.125	0.25	
$I_O$	Output Current	All Bits Off				nA
		( $\mu$ A96501C)		5.0	250	
		( $\mu$ A96502C, $\mu$ A96503C)		5.0	500	
$V_O$	Output Voltage	Feeding Op Amp Summing Junction		0		V
		Resistive Load	-4.0		$V+$	
$I_R$	Reference Current	Using Compensation Transistor		1.0		mA


**μA96501C • μA96502C • μA96503C (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 5.0 \text{ V}$ ,  $V- = -15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$I_{VR}$	$V_{REF}$ Current			$\pm 1.0$	$\pm 2.2$	mA
$I_{LIM}$	Reference Limit Current	$V_{REF} = 0 \text{ V}$	20		75	mA
$I_+$	Positive Supply Current  (μA96501C, μA96502C)				8.0	mA
		(μA96503C)			10	
$I_-$	Negative Supply Current  (μA96501C, μA96502C)				-11	mA
		(μA96503C)			-15	

### Typical Performance Curves


**Switching Time vs  
MSB Current (50% In to 10% Out)**




**Output Current Settling Time vs  
MSB Current (0 to FSI Output  
± ½ LSB)**




**Settling Time vs  
Load Resistance (0 to FSI Output  
± ½ LSB)**




**Input Logic Threshold Voltage vs  
Ambient Temperature**




**Input Logic Threshold Voltage vs  
Supply Voltage**



**Full Scale Output Current Drift vs  
Ambient Temperature**



**Typical DC Test Circuit (Note 1)**




CR02510F

**Notes**

1. All resistor values in ohms.
2. Required resistor ratio tolerances of  $R_1-R_5$  to test the various grades are as follows:  $\mu$ A96501C,  $R_5$  to  $R_2$  to  $R_1$  —  $\pm 0.005\%$ ,  $R_3$  to  $R_1$  —  $\pm 0.01\%$ ,  $R_4$  to  $R_1$  —  $\pm 0.02\%$ .  $\mu$ A96502C,  $R_5$  to  $R_2$  to  $R_1$  —  $\pm 0.025\%$ ,  $R_3$  to  $R_1$  —  $\pm 0.05\%$ ,  $R_4$  to  $R_1$  —  $\pm 0.1\%$ .  $\mu$ A96503C,  $R_5$  to  $R_2$  to  $R_1$  —  $\pm 0.1\%$ ,  $R_3$  to  $R_1$  —  $\pm 0.2\%$ ,  $R_4$  to  $R_1$  —  $\pm 0.4\%$ .
3.  $S_1$  closed and  $S_2$  open for output current (all Bits off) tests only.

**Typical Applications (Note 1)**

**Voltage to Frequency Converter**




CR02520F

**Note**

1. All resistor values in ohms.

## Typical Applications (Cont.) (Note 1)

### 8-Bit D/A Converter




CR02530F

**Note**

1. All resistor values in ohms.

Typical Applications (Cont.) (Note 1 and 2)

8-Bit A/D Converter




CR02540F

Notes

1. All resistor values in ohms.

2. Digital GND indicated by

Analog GND indicated by



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# $\mu$ A2240 Programmable Timer/Counter

Linear Division Special Functions

**Description**

The  $\mu$ A2240 Programmable Timer/Counter is a monolithic controller capable of producing accurate microsecond to five day time delays. Long delays, up to three years, can easily be generated by cascading two timers. The timer consists of a time-base oscillator, programmable 8-bit counter and control flip-flop. An external resistor capacitor (RC) network sets the oscillator frequency and allows delay times from 1 RC to 255 RC to be selected. In the astable mode of operation, 255 frequencies or pulse patterns can be generated from a single RC network. These frequencies or pulse patterns can also easily be synchronized to an external signal. The trigger, reset and outputs are all TTL and DTL compatible for easy interface with digital systems. The timer's high accuracy and versatility in producing a wide range of time delays makes it ideal as a direct replacement for mechanical or electromechanical devices.

- Accurate Timing From Microseconds To Days
- Programmable Delays From 1 RC To 255 RC
- TTL, DTL And CMOS Compatible Outputs
- Timing Directly Proportional To RC Time Constant
- High Accuracy
- External Sync And Modulation Capability
- Wide Supply Voltage Range
- Excellent Supply Voltage Rejection

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

0°C to 70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W

## Supply Voltage

18 V

## Output Current

10 mA

## Output Voltage

18 V

## Regulator Output Current

5.0 mA


**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

**Connection Diagram**

## 16-Lead DIP

## (Top View)




CD01260F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A2240DC	7B	Ceramic DIP
$\mu$ A2240PC	9B	Molded DIP

**Block Diagram**



EQ00520F

**$\mu$ A2240C**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ ,  $R = 10 \text{ k}\Omega$ ,  $C = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>General Characteristic</b>						
$V_{CC}$	Supply Voltage	For $V_{CC} \leq 4.5 \text{ V}$ , Short Lead 15 to Lead 16	4.0		15	V
$I_{CC}$	Supply Current	Total Circuit	$V_{CC} = 5.0 \text{ V}$ , $V_{TR} = 0 \text{ V}$ , $V_{RS} = 5.0 \text{ V}$	4.0	7.0	mA
			$V_{CC} = 15 \text{ V}$ , $V_{TR} = 0 \text{ V}$ , $V_{RS} = 5.0 \text{ V}$	13	18	
		Counter Only			1.5	
$V_{REG}$	Regulator Output	Measured at Lead 15	$V_{CC} = 5.0 \text{ V}$	3.9	4.4	V
			$V_{CC} = 15 \text{ V}$	5.8	6.3	
<b>Time-Base</b>						
$t_{ACC}$	Timing Accuracy <sup>1</sup>	$V_{RS} = 0$ , $V_{TR} = 5.0 \text{ V}$		3.5	5.0	%
$\Delta t/\Delta T$	Temperature Drift	$0^\circ\text{C} \leq T_J \leq 75^\circ\text{C}$	$V_{CC} = 5.0 \text{ V}$	200		ppm/ $^\circ\text{C}$
			$V_{CC} = 15 \text{ V}$	80		
$\Delta t/\Delta V$	Supply Drift	$V_{CC} \geq 8.0 \text{ V}$ (See Performance Curves)		0.08	0.3	%/V
$f_{Max}$	Max Frequency	$R = 1.0 \text{ k}\Omega$ , $C = 0.007 \mu\text{F}$		130		kHz
$V_{MOD}$	Modulation Voltage Level	Measured at Lead 12	$V_{CC} = 5.0 \text{ V}$	2.80	3.50	4.20
			$V_{CC} = 15 \text{ V}$		10.5	
$R_T$	Recommended Range of Timing Components Timing Resistor	(See Performance Curves)		0.001		M $\Omega$

# $\mu$ A2240

 **$\mu$ A2240C (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ ,  $R = 10 \text{ k}\Omega$ ,  $C = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$C_T$	Timing Capacitor		0.01		1000	$\mu\text{F}$

**Trigger/Reset Controls**

$V_{TR}$	Trigger Threshold	Measured at Lead 11, $V_{RS} = 0 \text{ V}$		1.4	2.0	V
$I_{TR}$	Trigger Current	$V_{RS} = 0 \text{ V}$ , $V_{TR} = 2.0 \text{ V}$		10		$\mu\text{A}$
$Z_T$	Trigger Impedance			25		$\text{k}\Omega$
$t_{RSPT}$	Trigger Response Time <sup>2</sup>			1.0		$\mu\text{s}$
$V_{RS}$	Reset Threshold	Measured at Lead 10, $V_{TR} = 0 \text{ V}$		1.4	2.0	V
$I_R$	Reset Current	$V_{TR} = 0 \text{ V}$ , $V_{RS} = 2.0 \text{ V}$		10		$\mu\text{A}$
$Z_R$	Reset Impedance			25		$\text{k}\Omega$
$t_{RSPT}$	Reset Response Time <sup>2</sup>			0.8		$\mu\text{s}$

**Counter**


$TR_{Max}$	Max Toggle Rate	Measured at Lead 14 $V_{RS} = 0 \text{ V}$ , $V_{TR} = 5.0 \text{ V}$		1.5		MHz
$Z_I$	Input Impedance			20		$\text{k}\Omega$
$V_{TH}$	Input Threshold		1.0	1.4		V
$t_r$	Output Rise Time	Measured at Leads 1 through 8 $R_L = 3.0 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$		180		ns
$t_f$	Fall Time			180		
$I_{O-}$	Sink Current	$V_{OL} \leq 0.4 \text{ V}$	2.0	4.0		mA
$I_{CEX}$	Leakage Current	$V_{OH} = 15 \text{ V}$		0.01	15	$\mu\text{A}$

**Notes**

1. Timing error solely introduced by  $\mu$ A2240 measured as % of ideal time-base period of  $T = RC$ .
2. Propagation delay from application of trigger (or reset) input to corresponding state change in counter output at Lead 1.


### Typical Performance Curves

Supply Current vs Supply Voltage in Reset Condition




PC08090F

Recommended Range of Timing Component Values




PC08100F

Time-Base Period vs External RC




PC08110F

Minimum Trigger Pulse Width vs Trigger and Reset Amplitude




PC08120F

Time-Base Period Drift vs Supply Voltage




PC08130F

Minimum Trigger/Rerigger Timing vs Timing Capacitor




PC08140F

Normalized Change in Time-Base Period vs Modulation Voltage




PC08150F

Time-Base Period vs Temperature



PC08160F

Time-Base Period vs Temperature



PC08170F

## Functional Description

(Figure 1 and Block Diagram)

When power is applied to the  $\mu$ A2240 with no trigger or reset inputs, the circuit starts with all outputs HIGH. Application of a positive going trigger pulse to trigger lead 11, initiates the timing cycle. The trigger input activates the time-base oscillator, enables the counter section and sets the counter outputs LOW. The time-base oscillator generates timing pulses with a period  $T = 1 \text{ RC}$ . These clock pulses are counted by the binary counter section. The timing sequence is completed when a positive going reset pulse is applied to Reset, lead 10.

Once triggered, the circuit is immune from additional trigger inputs until the timing cycle is completed or a reset input is applied. If both the reset and trigger are activated simultaneously, the trigger takes precedence.

Figure 2 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a trigger input. When the circuit is in a reset state, both the time-base and the counter sections are disabled and all the counter outputs are HIGH.

Figure 1 Logic Symbol





Figure 2 Timing Diagram of Output Waveforms



In most timing applications, one or more of the counter outputs are connected to the reset terminal with S1 closed (Figure 3). The circuit starts timing when a trigger is applied and automatically resets itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the reset terminal (switch S1 open), the circuit operates in an astable or free running mode, following a trigger input.

## Important Operating Information

Ground connection is lead 9.


Reset (R) (lead 10) sets all outputs HIGH.

Trigger (TRIG) (lead 11) sets all outputs LOW.

Time-base output (TBO) (lead 14) can be disabled by bringing the RC input (lead 13) LOW via a  $1.0 \text{ k}\Omega$  resistor.

Normal TBO (lead 14) is a negative going pulse greater than 500 ns.

Figure 3 Basic Circuit Connection  
for Timing Applications  
Monostable: S1 Closed  
Astable: S1 Open



Note: Under the conditions of high supply voltages ( $V_{CC} > 7.0$  V) and low values of timing capacitor ( $C_T < 0.1\mu F$ ), the pulse width of TBO may be too narrow to trigger the counter section. This can be corrected by connecting a 600 pF capacitor from TBO (lead 14) to ground (lead 9).

Reset (lead 10) stops the time-base oscillator.

Outputs ( $O_0 \dots O_{128}$ ) (leads 1 – 8) sink 2.0 mA current with  $V_{OL} \leq 0.4$  V.

For use with external clock, minimum clock pulse amplitude should be 3.0 V, with greater than 1.0  $\mu$ s pulse duration.

## Circuit Controls

### Counter Outputs ( $O_0 \dots O_{128}$ , leads 1 thru 8)

The binary counter outputs are buffered open collector type stages, as shown in the block diagram. Each output is capable of sinking 2.0 mA at 0.4 V  $V_{OL}$ . In the reset condition, all the counter outputs are HIGH or in the non-conducting state. Following a trigger input, the outputs change state in accordance with the timing diagram of Figure 2. The counter outputs can be used individually, or can be connected together in a wired-OR configuration, as described in the programming segment of this data sheet.


### Reset and Trigger Inputs (R and TRIG, 10 and 11)

The circuit is reset or triggered with positive going control pulses applied to leads 10 and 11 respectively. The threshold level for these controls is approximately two diode drops ( $\approx 1.4$  V) above ground. Minimum pulse widths for reset and trigger inputs are shown in the Performance Curves. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

### Modulation and Sync Input (MOD, lead 12)

The oscillator time-base period (T) can be modulated by applying a DC voltage to MOD, lead 12 (see Performance Curves). The time-base oscillator can be synchronized to an external clock by applying a sync pulse to MOD, lead 12, as shown in Figure 4. Recommended sync pulse widths and amplitudes are also given.

Figure 4 Operation with External Sync Signal



The time-base can be synchronized by setting T to be an integer multiple of the sync pulse period ( $T_s$ ). This can be done by choosing the timing components R and C at lead 13 such that:

$$T = RC = (T_s/m)$$

where:

$$m \text{ is an integer, } 1.0 \leq m \leq 10$$

Figure 5 gives the typical pull-in range for harmonic synchronization for various values of harmonic modulus, m. For  $m < 10$ , typical pull-in range is greater than  $\pm 4\%$  of time-base frequency.


### RC Terminal (lead 13)

The time-base period T is determined by the external RC network connected to RC, lead 13. When the time-base is triggered, the waveform at lead 13 is an exponential ramp with a period  $T = 1$  RC.

### Time-Base Output (TBO, lead 14)

The time-base output is an open-collector type stage as shown in the block diagram, and requires a 20 k $\Omega$  pull-up resistor to lead 15 for proper circuit operation. In the reset state, the time-base output is HIGH. After triggering, it produces a negative going pulse train with a period  $T = RC$ , as shown in the diagram of Figure 2. The time-base output is internally connected to the binary counter section and can also serve as the input for the external clock signal when the circuit is operated with an external time base. The counter section triggers on the negative going edge of the timing or clock pulses generated at TBO, lead 14. The trigger threshold for the counter section is

Figure 5 Typical Pull-in Range for Harmonic Synchronization




$\approx +1.4$  V. The counter section can be disabled by clamping the voltage level at lead 14 to ground.

When using high supply voltages ( $V_{CC} > 7.0$  V) and a small value timing capacitor ( $C_T < 0.1 \mu F$ ), the pulse width at TBO lead 14 may be too narrow to trigger the counter section. This can be corrected by connecting a 600 pF capacitor from lead 14 to ground.

#### Regular Output ( $V_{REG}$ , lead 15)

The regulator output  $V_{REG}$  is used internally to drive the binary counter and the control logic. This terminal can also be used as a supply to additional μA2240 circuits when several timer circuits are cascaded (see Figure 6) to minimize power dissipation. For circuit operation with an external clock,  $V_{REG}$  can be used as the  $V_{CC}$  input terminal to power down the internal time-base and reduce power dissipation. When supply voltages less than 4.5 V are used with the internal time-base, lead 15 should be shorted to lead 16.

**Figure 6 Low Power Operation of Cascaded Timers**



$V_{CC}$  = Lead 16

GND = Lead 9

CR02950F

#### Monostable Operation

##### Precision Timing

In precision timing applications, the μA2240 is used in its monostable or self-resetting mode. The generalized circuit connection for this application is shown in Figure 3. The output is normally HIGH and goes LOW following a trigger input. It remains LOW for the time duration ( $T_O$ ) and then returns to the HIGH state. The duration of the timing cycle  $T_O$  is given as:

$$T_O = nT = NRC$$

where  $T = RC$  is the time-base period as set by the choice of timing components at RC lead 13 (see Performance Curves) and  $n$  is an integer in the range of  $1 \leq n \leq 255$  as determined by the combination of counter outputs ( $O_0 \dots O_{128}$ ), leads 1 through 8, connected to the output bus.


### Counter Output Programming

The binary counter outputs,  $O_0 \dots O_{128}$ , leads 1 through 8 are open collector type stages and can be shorted together to a common pull-up resistor to form a wired-OR connection; the combined output will be LOW as long as any one of the outputs is LOW. The time delays associated with each counter output can be added together. This is done by simply shorting the outputs together to form a common output bus as shown in Figure 3. For example, if only lead 6 is connected to the output and the rest left open, the total duration of the timing cycle,  $T_O$ , is 32 T. Similarly, if leads 1, 5, and 6 are shorted to the output bus, the total time delay is  $T_O = (1 + 16 + 32) T = 49 T$ . In this manner, by proper choice of counter terminals connected to the output bus, the timing cycle can be programmed to be  $1 T \leq T_O \leq 255 T$ .

### Ultra Long Time Delay Application

Two  $\mu$ A2240 units can be cascaded as shown in Figure 7 to generate extremely long time delays. Total timing cycle of two cascaded units can be programmed from  $T_O = 256$  RC to  $T_O = 65,536$  RC in 256 discrete steps by selectively shorting one or more of the counter outputs from Unit 2 to the output bus. In this application, the reset and the trigger terminals of both units are tied together and the Unit 2 time base is disabled. Normally, the output is HIGH when the system is reset. On triggering, the output goes LOW where it remains for a total of  $(256)^2$  or 65,536 cycles of the time-base oscillator.

Figure 7 Cascaded Operation for Long Delays



In cascaded operation, the time-base section of Unit 2 can be powered down to reduce power consumption by using the circuit connection of Figure 6. In this case, the V<sub>CC</sub> terminal (lead 16) of Unit 2 is left open, and the second unit is powered from the regulator output of Unit 1 by connecting the V<sub>REG</sub> (lead 15) of both units together.

### Astable Operation


The  $\mu$ A2240 can be operated in its astable or free running mode by disconnecting the reset terminal (lead 10) from the counter outputs. Two typical circuits are shown in Figures 8 and 9. The circuit in Figure 8 operates in its free running mode with external trigger and reset signals. It starts counting and timing following a trigger input until an external reset pulse is applied. Upon application of a positive going reset signal to lead 10, the circuit reverts back to its reset state. This circuit is essentially the same as that of Figure 3 with the feedback switch S1 open.

The circuit of Figure 9 is designed for continuous operation. It self triggers automatically when the power supply is turned on, and continues to operate in its free running mode indefinitely. In astable or free running operation, each of the counter outputs can be used individually as synchronized oscillators, or they can be interconnected to generate complex pulse patterns.


## Binary Pattern Generation

In astable operation, as shown in Figure 8, the output of the  $\mu$ A2240 appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 2 which shows the phase relations between the counter outputs. Figures 10 and 11 show some of the complex pulse patterns that can be generated. The pulse pattern repeats itself at a rate equal to the period of the highest counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the lowest counter bit connected to the output.


**Figure 8 Operation with Trigger and Reset Inputs (Note 1)**



**Figure 9 Free Running or Continuous Operation (Note 1)**




**Figure 10 Binary Pulse Patterns Obtained by Shorting Various Counter Outputs**



### Note

1.  $V_{CC}$  = Lead 16
- GND = Lead 9

Figure 11 Continuous Free run Operation Examples of Output



CR02990F

# $\mu$ A3046 • $\mu$ A3086

## General Purpose Transistor Arrays

Linear Division Special Functions

**Description**

The  $\mu$ A3046 and  $\mu$ A3086 are general purpose transistor arrays. Each contains a differentially connected pair and three individually isolated transistors. Each part is designed for general purpose, low power applications for consumer and industrial applications.

- Low Input Offset Voltage
- Wideband Operation
- Low Noise
- Matched Differential Amplifier

**Absolute Maximum Ratings (Each Transistor)**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

$\mu$ A3046	0°C to +70°C
$\mu$ A3086	-40°C to +85°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
-------------------------------	-------

Molded DIP and SO-14 (soldering, 10 s)	265°C
---	-------

Internal Power Dissipation<sup>1, 2</sup>

14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

## Collector-to-Emitter Voltage

15 V
20 V

## Collector-to-Base Voltage


20 V
5.0 V

## Emitter-to-Base Voltage

50 mA
-------

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C. The 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
3. Substrate must be connected to the most negative voltage to maintain normal operation.


**Connection Diagram****14-Lead DIP and SO-14 Package (Top View)**

CD01270F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A3046PC	9A	Molded DIP
$\mu$ A3046SC	KD	Molded Surface Mount
$\mu$ A3086DV	6A	Ceramic DIP
$\mu$ A3086PV	9A	Molded DIP
$\mu$ A3086SV	KD	Molded Surface Mount

11

**Equivalent Circuit**

EQ00830F

**μA3046**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{(\text{BR})\text{CBO}}$	Collector-to-Base Breakdown Voltage	$I_C = 10 \mu\text{A}$ , $I_E = 0$		20	60		V
$V_{(\text{BR})\text{CEO}}$	Collector-to-Emitter Breakdown Voltage	$I_C = 1.0 \text{ mA}$ , $I_B = 0$		15	24		V
$V_{(\text{BR})\text{CIO}}$	Collector-to-Substrate Breakdown Voltage	$I_C = 10 \mu\text{A}$ , $I_C = 0$		20	60		V
$V_{(\text{BR})\text{EBO}}$	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu\text{A}$ , $I_C = 0$		5.0	7.0		V
$I_{\text{CBO}}$	Collector Cutoff Current	$V_{\text{CB}} = 10 \text{ V}$ , $I_E = 0$			0.002	40	nA
$I_{\text{CEO}}$	Collector Cutoff Current	$V_{\text{CE}} = 10 \text{ V}$ , $I_B = 0$			See Curve	0.5	$\mu\text{A}$
$h_{\text{fe}}$	Static Forward Current-Transfer Ratio (Static Beta)	$V_{\text{CE}} = 3.0 \text{ V}$	$I_C = 10 \text{ mA}$		100		
			$I_C = 1.0 \text{ mA}$		40	100	
			$I_C = 10 \mu\text{A}$			54	
$\Delta I_{\text{IO}}$	Input Offset Current for Matched Pair $Q_1$ and $Q_2$ $ I_{\text{IO}1} - I_{\text{IO}2} $	$V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$			0.3		$\mu\text{A}$
$V_{\text{BE}}$	Base-to-Emitter Voltage	$V_{\text{CE}} = 3.0 \text{ V}$	$I_E = 1.0 \text{ mA}$		0.715		V
			$I_E = 10 \text{ mA}$			0.800	
$\Delta V_{\text{BE}}$	Magnitude of Input Offset Voltage for Differential Pair $ V_{\text{BE}1} - V_{\text{BE}2} $	$V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$			0.45	5.0	mV
$\Delta V_{\text{BE}}$	Magnitude of Input Offset Voltage for Isolated Transistors $ V_{\text{BE}3} - V_{\text{BE}4} $ , $ V_{\text{BE}4} - V_{\text{BE}5} $ , $ V_{\text{BE}5} - V_{\text{BE}3} $	$V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$			0.45	5.0	mV
$\Delta V_{\text{BE}}/\Delta T$	Temperature Coefficient of Base-to-Emitter Voltage	$V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$			-1.9		$\text{mV}/^\circ\text{C}$
$V_{\text{CE}(\text{sat})}$	Collector-to-Emitter Saturation Voltage	$I_B = 1.0 \text{ mA}$ , $I_C = 10 \text{ mA}$			0.23		V
$ \Delta V_{\text{IO}} /\Delta T$	Temperature Coefficient of Magnitude of Input-Offset Voltage	$V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$			1.1		$\mu\text{V}/^\circ\text{C}$
NF	Low Frequency Noise Figure	$f = 1.0 \text{ kHz}$ , $V_{\text{CE}} = 3.0 \text{ V}$ , $I_C = 100 \mu\text{A}$ , $R_S = 1.0 \text{ k}\Omega$			3.25		dB

**$\mu$ A3086**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Characteristic	Condition		Min	Typ	Max	Unit
$V_{(\text{BR})\text{CBO}}$	Collector-to-Base Breakdown Voltage	$I_C = 10 \mu\text{A}, I_E = 0$		20	60		V
$V_{(\text{BR})\text{CEO}}$	Collector-to-Emitter Breakdown Voltage	$I_C = 1.0 \text{ mA}, I_B = 0$		15	24		V
$V_{(\text{BR})\text{CIO}}$	Collector-to-Substrate Breakdown Voltage	$I_C = 10 \mu\text{A}, I_C = 0$		20	60		V
$V_{(\text{BR})\text{EBO}}$	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu\text{A}, I_C = 0$		5.0	7.0		V
$I_{\text{CBO}}$	Collector Cutoff Current	$V_{\text{CB}} = 10 \text{ V}, I_E = 0$			0.002	100	nA
$I_{\text{CEO}}$	Collector Cutoff Current	$V_{\text{CE}} = 10 \text{ V}, I_B = 0$			See Curve	5.0	$\mu\text{A}$
$h_{\text{fe}}$	Static Forward Current Transfer Ratio (Static Beta)	$V_{\text{CE}} = 3.0 \text{ V}$	$I_C = 10 \text{ mA}$		100		
			$I_C = 1.0 \text{ mA}$		40	100	
			$I_C = 10 \mu\text{A}$			54	
$\Delta I_{\text{IO}}$	Input Offset Current for Matched Pair $Q_1$ and $Q_2$ $ I_{\text{IO}1} - I_{\text{IO}2} $	$V_{\text{CE}} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$			0.3		$\mu\text{A}$
$V_{\text{BE}}$	Base-to-Emitter Voltage	$V_{\text{CE}} = 3.0 \text{ V}$	$I_E = 1.0 \text{ mA}$		0.715		V
			$I_E = 10 \text{ mA}$		0.800		
$\Delta V_{\text{BE}}$	Magnitude of Input Offset Voltage for Differential Pair $ V_{\text{BE}1} - V_{\text{BE}2} $	$V_{\text{CE}} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$			0.45		mV
$\Delta V_{\text{BE}}$	Magnitude of Input Offset Voltage for Isolated Transistors $ V_{\text{BE}3} - V_{\text{BE}4} ,  V_{\text{BE}4} - V_{\text{BE}5} ,  V_{\text{BE}5} - V_{\text{BE}3} $	$V_{\text{CE}} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$			0.45		mV
$\Delta V_{\text{BE}}/\Delta T$	Temperature Coefficient of Base-to-Emitter Voltage	$V_{\text{CE}} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$			-1.9		$\text{mV}/^\circ\text{C}$
$V_{\text{CE}(\text{sat})}$	Collector-to-Emitter Saturation Voltage	$I_B = 1.0 \text{ mA}, I_C = 10 \text{ mA}$			0.23		V
$ \Delta V_{\text{IO}} /\Delta T$	Temperature Coefficient of Magnitude of Input-Offset Voltage	$V_{\text{CE}} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$			1.1		$\mu\text{V}/^\circ\text{C}$
NF	Low Frequency Noise Figure	$f = 1.0 \text{ kHz}, V_{\text{CE}} = 3.0 \text{ V}, I_C = 100 \mu\text{A}, R_S = 1.0 \text{ k}\Omega$			3.25		dB


**μA3046 and μA3086**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise specified.


Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Low Frequency, Small Signal Equivalent Circuit Characteristics</b>						
$h_{fe}$	Forward Current Transfer Ratio	$f = 1.0 \text{ kHz}, V_{CE} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$		110		
$h_{ie}$	Short Circuit Input Resistance			3.5		$\text{k}\Omega$
$h_{oe}$	Open Circuit Output Conductance			15.6		$\mu\text{mho}$
$h_{re}$	Open Circuit Reverse Voltage Transfer Ratio			$1.8 \times 10^{-4}$		
$Y_{fe}$	Admittance Characteristics: Forward Transfer Admittance	$f = 1.0 \text{ MHz}, V_{CE} = 3.0 \text{ V}, I_C = 1.0 \text{ mA}$		31 - j1.5		
$Y_{ie}$	Input Admittance			0.3 + j0.04		
$Y_{oe}$	Output Admittance			0.001 + j0.03		
$Y_{re}$	Reverse Transfer Admittance			See Curve		
$f_T$	Gain Bandwidth Product	$V_{CE} = 3.0 \text{ V}, I_C = 3.0 \text{ mA}$	300	500		MHz
$C_{EB}$	Emitter-to-Base Capacitance	$V_{EB} = 3.0 \text{ V}, I_E = 0$		0.6		pF
$C_{CB}$	Collector-to-Base Capacitance	$V_{CB} = 3.0 \text{ V}, I_C = 0$		0.58		pF
$C_{CI}$	Collector-to-Substrate Capacitance	$V_{CS} = 3.0 \text{ V}, I_C = 0$		2.8		pF

**Typical Performance Curves**


**Noise Figure vs  
Collector Current**



**Noise Figure vs  
Collector Current**




**Noise Figure vs  
Collector Current**




Typical Performance Curves (Cont.)

Forward Transfer Admittance vs Frequency




PC08210F

Input Admittance vs Frequency




PC08220F

Output Admittance vs Frequency




PC08230F

Reverse Transfer Admittance vs Frequency



PC08240F


Collector-to-Base Cutoff Current vs Temperature for Each Transistor



PC08250F


11

Static Forward Current Transfer and Beta Ratio for Transistors Q1, Q2 vs Emitter Current




PC08270F

Base-to-Emitter Voltage Characteristic vs Temperature for Each Transistor



PC08280F


Static Base-to-Emitter Voltage and Input Offset Voltage vs Emitter Current



PC08290F


**Typical Performance Curves (Cont.)**

**Input Offset Current for Matched Transistor Pair Q1, Q2 vs Collector Current**




PC08300F

**Input Offset Voltage for Differential Pair and Paired Isolated Transistors vs Ambient Temperature**




PC08310F

**Normalized h Parameters vs Collector Current**



PC08320F

**Gain Bandwidth Product vs Collector Current**



PC08330F

# $\mu$ A3680

## Quad Telephone Relay Driver

Linear Division Special Functions

**Description**

The  $\mu$ A3680 Relay Driver is a monolithic integrated circuit designed to interface -48 V relays to TTL or other logic systems in telephony applications. The device has a 50 mA source capability and operates from -48 V battery power. The quad configuration increases board density in typical line card applications. Since there can be considerable noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a high common mode range ( $\pm 20$  V referenced to battery ground). Also, each driver has common mode range separate from the other drivers in the package. Low differential input current (typically 100  $\mu$ A) draws low power from the driving circuit. Differential inputs permit either inverting or non-inverting operation. A clamp network is incorporated in the driver outputs, eliminating the need for an external network to quench the high voltage inductive backswing caused when the relay is turned off. A fail-safe feature is incorporated to insure that the driver will be off in the  $V_I +$  input or both inputs are open. Standby power (driver off) is very low, typically 50  $\mu$ W per driver.

- -48 V Battery Operation
- 50 mA Output Capability
- TTL/CMOS Compatible Comparator Input
- High Common Mode Input Voltage Range
- Very Low Input Current
- Fail-Safe Disconnect Feature
- Built-In Output Clamp Diode

**Absolute Maximum Ratings<sup>1</sup>**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

-25°C to +85°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-Package (soldering, 10 s)	265°C

Internal Power Dissipation<sup>2, 3</sup>

1.36 W

14L-Ceramic DIP

1.04 W

14L-Molded DIP

0.93 W

SO-14

## Differential Input Voltage

 $\pm 20$  VOutput Current ( $L_L \leq 5.0$  H)

50 mA

Output Current ( $R_L$ )

100 mA

Max

Min

+0.5 V

-70 V

## BAT NEG

+20 V


BAT NEG

(BAT NEG  $\geq -50$  V)

-0.5 V

**Notes**

1. All voltages are with respect to BAT GND.

2.  $T_J$  Max = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.**Connection Diagram****14-Lead DIP and SO-14 Package  
(Top View)**

CD01290F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A3680DV	6A	Ceramic DIP
$\mu$ A3680PV	9A	Molded DIP
$\mu$ A3680SV	KD	Molded Surface Mount

11

3. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

---


**Recommended Operating Conditions**

Characteristic	Min	Max	Unit
Battery Voltage (BAT NEG)	-60	-10	V
Input Voltage	-10	+10	V
Logic On Voltage ( $V_I+ - V_I-$ )	+2	+10	V
Logic Off Voltage ( $V_I+ - V_I-$ )	-10	+0.8	V
Temperature Range	-25	+85	°C


**Electrical Characteristics** Over Recommended Operating Conditions unless otherwise specified.  $T_A = 25^\circ\text{C}$ ,  
BAT NEG = -52 V.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
$V_{IH}$	Logic "1" Differential Input Voltage			1.3	2.0	V
$V_{IL}$	Logic "0" Differential Input Voltage		0.8	1.3		V
$I_{INH}$	Logic "1" Input Current	$V_I+ = 2.0 \text{ V}, V_I- = 0 \text{ V}$		40	100	$\mu\text{A}$
		$V_I+ = 7.0 \text{ V}, V_I- = 0 \text{ V}$		375	1000	
$I_{INL}$	Logic "0" Input Current	$V_I+ = 0.4 \text{ V}, V_I- = 0 \text{ V}$		+0.01	+5.0	$\mu\text{A}$
		$V_I+ = -7.0 \text{ V}, V_I- = 0 \text{ V}$	-100	-1.0		
$V_{OL}$	Output ON Voltage	$I_{OL} = -50 \text{ mA}$	-2.1	-1.6		V
$I_{OFF}$	Output Leakage	$V_O = \text{BAT NEG}$	-100	-2.0		$\mu\text{A}$
$I_{FS}$	Fail-Safe Output Leakage	$V_O = \text{BAT NEG}$ (Inputs open)	-100	-2.0		$\mu\text{A}$
$I_{LC}$	Output Clamp Leakage Current	$V_O = \text{BAT GND}$	-100	-2.0		$\mu\text{A}$
$V_C$	Output Clamp Voltage	$I_{CLAMP} = -50 \text{ mA}$ , Referenced to BAT NEG	-1.2	-0.9		V
$V_P$	Positive Output Clamp Voltage	$I_{CLAMP} = +50 \text{ mA}$ , Referenced to BAT GND		0.9	1.2	V
$I_{B(ON)}$	Supply Current	All Drivers On	-4.4	-2.0		mA
$I_{B(OFF)}$	Supply Current	All Drivers Off	-100	-1.0		$\mu\text{A}$
$t_{PLH}$	Propagation Delay, Output Low-to-High	$L = 1.0 \text{ H}, R_L = 1.0 \text{ k}\Omega$		1.0	10	$\mu\text{s}$
$t_{PHL}$	Propagation Delay, Output High-to-Low	$L = 1.0 \text{ H}, R_L = 1.0 \text{ k}\Omega$		1.0	10	$\mu\text{s}$


**Equivalent Circuit (1/4 of circuit)**





**DC Test Circuit**



**AC Test Circuit and Waveforms**



**Typical Applications**



# $\mu$ A555

## Single Timing Circuit

Linear Division Special Functions

**Description**

The  $\mu$ A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.


- Timing Control,  $\mu$ s To Hours
- Astable Or Monostable Operating Modes
- Adjustable Duty Cycle
- 200 mA Sink or Source Output Current
- TTL Output Drive Capability
- Temperature Stability Of 0.005% Per  $^{\circ}$ C Typ
- Normally On Or Normally Off Output
- Direct Replacement For SE555/NE555

**Absolute Maximum Ratings**

Storage Temperature Range	-65 $^{\circ}$ C to +150 $^{\circ}$ C
Operating Temperature Range	0 $^{\circ}$ C to +70 $^{\circ}$ C
Lead Temperature (soldering, 10 s)	265 $^{\circ}$ C
Internal Power Dissipation <sup>1, 2</sup>	
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	+18 V

**Notes**

1.  $T_J$  Max = 150 $^{\circ}$ C.
2. Ratings apply to ambient temperature at 25 $^{\circ}$ C. Above this temperature, derate the 8L-Molded DIP at 7.5 mW/ $^{\circ}$ C, and SO-8 at 6.5 mW/ $^{\circ}$ C.


**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

CD01210F

**Order Information**


Device Code	Package Code	Package Description
$\mu$ A555TC	9T	Molded DIP
$\mu$ A555SC	KC	Molded Surface Mount

**Block Diagram**



EQ00480F

**Equivalent Circuit (Note 1)**



11

**Note**

1. All resistor values in ohms.

# **$\mu$ A555**

## **$\mu$ A555**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$  to  $+15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage			4.5		16	V
$I_{CC}$	Supply Current <sup>1</sup>		$V_{CC} = 5.0 \text{ V}$ , $R_L = \infty$		3.0	6.0	mA
			$V_{CC} = 15 \text{ V}$ , $R_L = \infty$ LOW State		10	15	
$t_D$	Timing Error	Initial Accuracy	$R_1 = 2.0 \text{ k}\Omega$ to $100 \text{ k}\Omega$ $C = 0.1 \mu\text{F}$		1.0		%
		Drift with Temperature			50		ppm/ $^\circ\text{C}$
		Drift with Supply Voltage			0.1		% V
$V_{TH}$	Threshold Voltage		$V_{CC} = 5.0 \text{ V}$	2.6	3.33	4.0	V
			$V_{CC} = 15 \text{ V}$	9.0	10	11	
$V_{TR}$	Trigger Voltage		$V_{CC} = 15 \text{ V}$	4.0	5.0	6.0	V
			$V_{CC} = 5.0 \text{ V}$	1.1	1.67	2.2	
$I_{TR}$	Trigger Current				0.5	5.0	$\mu\text{A}$
$V_R$	Reset Voltage			0.4	0.7	1.0	V
$I_R$	Reset Current				0.1	1.5	mA
$I_{TH}$	Threshold Current <sup>2</sup>				0.1	0.25	$\mu\text{A}$
$V_{CV}$	Control Voltage Level		$V_{CC} = 15 \text{ V}$	9.0	10	11	V
			$V_{CC} = 5.0 \text{ V}$	2.6	3.33	4.0	
$V_{OL}$	Output Voltage LOW		$V_{CC} = 15 \text{ V}$ , $I_{O-} = 10 \text{ mA}$		0.1	0.25	V
			$I_{O-} = 50 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		0.4	0.75	
			$I_{O-} = 100 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		2.0	2.5	
			$I_{O-} = 200 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		2.5	3.5	
			$V_{CC} = 5.0 \text{ V}$ , $I_{O-} = 8.0 \text{ mA}$		0.3		
			$I_{O-} = 5.0 \text{ mA}$ , $V_{CC} = 5.0 \text{ V}$		0.25	0.35	
$V_{OH}$	Output Voltage HIGH		$I_{O+} = 200 \text{ mA}$ , $V_{CC} = 15 \text{ V}$	11.0	12.5		V
			$I_{O+} = 100 \text{ mA}$ , $V_{CC} = 15 \text{ V}$	12.75	13.3		
			$V_{CC} = 5.0 \text{ V}$ , $I_{O+} = 100 \text{ mA}$	2.75	3.3		
$t_r$	Rise Time of Output				100		ns
$t_f$	Fall Time of Output				100		ns
$I_{DIS}$	Discharge Leakage Current				20	100	nA

### Notes


1. Supply Current is typically 1.0 mA less when output is HIGH.
2. This will determine the maximum value of  $R_1 + R_2$ . For 15 V operation, the maximum total  $R = 10 \text{ M}\Omega$ .

### Typical Performance Curves


**Minimum Pulse Width Required for Triggering**




**Total Supply Current vs Supply Voltage**




**Output Voltage HIGH vs Output Source Current**




**Output Voltage LOW vs Output Sink Current**




**Output Voltage LOW vs Output Sink Current**




**Output Voltage LOW vs Output Sink Current**




**Delay Time vs Supply Voltage**



**Delay Time vs Ambient Temperature**



**Propagation Delay vs Voltage Level of Trigger Pulse**



## Typical Applications

### Monostable Operation


In the monostable mode, the timer functions as a one shot. Referring to Figure 1 the external capacitor is initially held discharged by a transistor inside the timer.

When a negative trigger pulse is applied to lead 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant  $\tau = R1C1$ . When the voltage across the capacitor equals  $\frac{1}{3} V_{CC}$ , the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.


The circuit triggers on a negative going input signal when the level reaches  $\frac{1}{3} V_{CC}$ . Once triggered, the circuit remains in this state until the set time elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by  $t = 1.1 R1C1$  and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (lead 4) and the trigger terminal (lead 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When Reset is not used, it should be tied HIGH to avoid any possibility of false triggering.


**Figure 1 Monostable Mode**



**Figure 2 Monostable Waveform**



**Figure 3 Time Delay vs R1 and C1**



### Astable Operation

When the circuit is connected as shown in Figure 4 (leads 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between  $\frac{1}{3} V_{CC}$  and  $\frac{2}{3} V_{CC}$ . As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693 (R2) C1$$

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693 (R1 + 2R2) C1$$

The frequency of oscillation is then:


$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.


The duty cycle is given by:

$$DC = \frac{R2}{R1 + 2R2}$$

**Figure 4 Astable Mode**




**Figure 5 Astable Waveform**



PC02221F

**Figure 6 Free Running Frequency vs R1, R2, and C1**



PC02231F

# $\mu$ A556

## Dual Timing Circuits

Linear Division Special Functions

**Description**

The  $\mu$ A556 Timing Circuits are very stable controllers for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied, ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.

The  $\mu$ A556 Dual Timing Circuit is a pair of  $\mu$ A555s for use in sequential timing or applications requiring multiple timers.

- Timing Control,  $\mu$ s To Hours
- Astable Or Monostable Operating Modes
- Adjustable Duty Cycle
- 200 mA Sink Or Source Output Current
- TTL Output Drive Capability
- Temperature Stability Of 0.005% Per  $^{\circ}$ C Typ
- Normally On Or Normally Off Output

**Absolute Maximum Ratings**


Storage Temperature Range	-65 $^{\circ}$ C to +150 $^{\circ}$ C
Operating Temperature Range	0 $^{\circ}$ C to +70 $^{\circ}$ C
Lead Temperature (soldering, 10 s)	265 $^{\circ}$ C
Internal Power Dissipation <sup>1, 2</sup>	1.04 W
Supply Voltage	+18 V

**Notes**

1.  $T_J$  Max = 150 $^{\circ}$ C.
2. Ratings apply to ambient temperature at 25 $^{\circ}$ C. Above this temperature, derate at 8.3 mW/ $^{\circ}$ C.

**Connection Diagram**

14-Lead DIP  
(Top View)




CD01220F

**Order Information**

Device Code	Package Code	Package Description
-------------	--------------	---------------------


$\mu$ A556PC	9A	Molded DIP
--------------	----	------------

**Block Diagram (1/2 of circuit)**



EQ00480F

**Equivalent Circuit (1/2 of circuit) (Note 1)**



11

**Note**

1. All resistor values in ohms.

# μA556

## μA556

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = +5.0 \text{ V}$  to  $+15 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic		Condition	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage			4.5		16	V
$I_{CC}$	Supply Current (Total) <sup>1</sup>		$V_{CC} = 5.0 \text{ V}$ , $R_L = \infty$		6.0	12	mA
			$V_{CC} = 15 \text{ V}$ , $R_L = \infty$ LOW State		20	28	
$t_D$	Timing Error (Monostable)	Initial Accuracy	$R_1 = 2.0 \text{ k}\Omega$ to $100 \text{ k}\Omega$ $C = 0.1 \mu\text{F}$		0.75		%
		Drift with Temperature			50		ppm/ $^\circ\text{C}$
		Drift with Supply Voltage			0.1		% V
$t_{CH, DIS}$	Timing Error (Astable)	Initial Accuracy	$R_1, R_2 = 2.0 \text{ k}\Omega$ to $100 \text{ k}\Omega$ $C = 0.1 \mu\text{F}$		2.25		%
		Drift with Temperature			150		ppm/ $^\circ\text{C}$
		Drift with Supply Voltage			0.3		% V
$V_{TH}$	Threshold Voltage		$V_{CC} = 5.0 \text{ V}$	2.6	3.33	4.0	V
			$V_{CC} = 15 \text{ V}$	9.0	10	11	
$I_{TH}$	Threshold Current <sup>2</sup>				30	250	nA
$V_{TR}$	Trigger Voltage		$V_{CC} = 15 \text{ V}$	4.0	5.0	6.0	V
			$V_{CC} = 5.0 \text{ V}$	1.3	1.67	2.0	
$I_{TR}$	Trigger Current				0.5	5.0	μA
$V_R$	Reset Voltage				0.4	1.0	V
$I_R$	Reset Current				0.1	1.5	mA
$V_{CV}$	Control Voltage Level		$V_{CC} = 15 \text{ V}$	9.0	10	11	V
			$V_{CC} = 5.0 \text{ V}$	2.6	3.33	4.0	
$V_{OL}$	Output Voltage LOW		$I_{O-} = 10 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		0.1	0.25	V
			$I_{O-} = 50 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		0.4	0.75	
			$I_{O-} = 100 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		2.0	2.75	
			$I_{O-} = 200 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		2.5	3.5	
			$I_{O-} = 5.0 \text{ mA}$ , $V_{CC} = 5.0 \text{ V}$		0.25	0.35	
$V_{OH}$	Output Voltage HIGH		$V_{CC} = 15 \text{ V}$ , $I_{O+} = 200 \text{ mA}$	11	12.5		V
			$V_{CC} = 15 \text{ V}$ , $I_{O+} = 100 \text{ mA}$	12.75	13.3		
			$V_{CC} = 5.0 \text{ V}$ , $I_{O+} = 100 \text{ mA}$	2.75	3.3		
$t_r$	Rise Time of Output				100		ns
$t_f$	Fall Time of Output				100		ns
$I_{DIS}$	Discharge Leakage Current				20	100	nA
$\Delta t_D$	Matching Characteristics	Initial Timing Accuracy			0.1	2.0	%
		Timing Drift with Temperature			± 10		ppm/ $^\circ\text{C}$
		Drift with Supply Voltage			0.2	0.5	% V

### Notes


- Supply current when output is HIGH is typically 1.0 mA less.
- This will determine the maximum value of  $R_1 + R_2$  for 15 V operation.  
The maximum total  $R = 10 \text{ M}\Omega$ .
- Matching characteristics refer to the difference between performance characteristics of each timer section.

### Typical Performance Curves


Minimum Pulse Width  
Required for Triggering




Total Supply Current vs  
Supply Voltage




Output Voltage HIGH vs  
Output Source Current




Output Voltage LOW vs  
Output Sink Current




Output Voltage LOW vs  
Output Sink Current




Output Voltage LOW vs  
Output Sink Current




Delay Time vs  
Supply Voltage



Delay Time vs  
Ambient Temperature



Propagation Delay vs  
Voltage Level of Trigger Pulse



## Typical Applications


### Monostable Operation

In the monostable mode, the timer functions as a one shot. Referring to *Figure 1* the external capacitor is initially held discharged by a transistor inside the timer.


When a negative trigger pulse is applied to lead 6, the flip-flop is set, releasing the short circuit across the external capacitor and drives the output HIGH. The voltage across the capacitor, increases exponentially with the time constant  $\tau = R_1 C_1$ . When the voltage across the capacitor equals  $\frac{2}{3} V_{CC}$ , the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. *Figure 2* shows the actual waveforms generated in this mode of operation.

The circuit triggers on a negative going input signal when the level reaches  $\frac{1}{3} V_{CC}$ . Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by  $t = 1.1 R_1 C_1$  and is easily determined by *Figure 3*. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (lead 4) and the trigger terminal (lead 6) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When Reset is not used, it should be tied HIGH to avoid any possibility of false triggering.


**Figure 1 Monostable Mode**

CR00521F

**Figure 2 Monostable Waveform**

R1 = 9.1 kΩ, C1 = 0.01 μF, RL = 1.0 kΩ

PC02070F

**Figure 3 Time Delay vs R1 and C1**

PC02080F

### Astable Operation

When the circuit is connected as shown in Figure 4 (leads 2 and 6 connected), it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between  $\frac{1}{3} V_{CC}$  and  $\frac{2}{3} V_{CC}$ . As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693 (R2) C1$$

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693 (R1 + 2R2) C1$$

The frequency of oscillation is then:


$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.


The duty cycle is given by:

$$DC = \frac{R2}{R1 + 2R2}$$

**Figure 4 Astable Mode**




**Figure 5 Astable Waveform**



11

**Figure 6 Free Running Frequency vs R1, R2 and C1**



PC02231F

# **$\mu$ A592**

## **Differential Video Amplifier**

Linear Division Special Functions

**Description**

The  $\mu$ A592 is a monolithic two-stage differential input, differential output video amplifier constructed using the Fairchild Planar Epitaxial process. Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios.

The  $\mu$ A592, in the 14-lead version, offers fixed gains of 100 and 400 without external components. A fixed gain of 400 is available in the 8-lead part. Adjustable gains from 0 to 400 are obtained with one external resistor.

No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding. Other applications include general purpose video and pulse amplifiers.

- **90 MHz Bandwidth Typ**
- **Selectable Gains From 0 To 400 Typ**
- **No Frequency Compensation Required**
- **Adjustable Pass Band**

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP, SO-8	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A592M)	-55°C to +125°C
Commercial ( $\mu$ A592C)	0°C to +70°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO Package (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1, 2</sup>

8L-Molded DIP	0.93 W
SO-8	0.81 W
14L-Molded DIP	1.04 W
14L-Ceramic DIP	1.36 W


## Supply Voltage

Differential Input Voltage	$\pm 8.0$ V
Common Mode Input Voltage	$\pm 6.0$ V

Output Current	10 mA
----------------	-------

**Notes**


1.  $T_J$  Max = 150°C for the Molded DIP and SOIC, and 175°C for the Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the 14L-Ceramic DIP at 9.1 mW/°C.

**Connection Diagram****8-Lead DIP and SO-8 Package  
(Top View)**

CD01230F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A592TC	9T	Molded DIP
$\mu$ A592SC	KC	Molded Surface Mount


**Connection Diagram****14-Lead DIP  
(Top View)**

CD01240F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A592DM	6A	Ceramic DIP
$\mu$ A592DC	6A	Ceramic DIP
$\mu$ A592PC	9A	Molded DIP

**Equivalent Circuit**



EQ00500F

**Note**

1. G<sub>2A</sub> and G<sub>2B</sub> applies to 14 lead device only.

11

**μA592 and μA592C**

**Electrical Characteristics** T<sub>A</sub> = 25°C, V<sub>CC</sub> = ±6.0 V unless otherwise specified.

Symbol	Characteristic	Condition <sup>1, 2</sup>	μA592			μA592C			Unit	
			Min	Typ	Max	Min	Typ	Max		
AVD	Differential Voltage Gain	R <sub>L</sub> = 2.0 kΩ, V <sub>O</sub> = 3.0 V <sub>p-p</sub>	Gain 1	300	400	500	250	400	600	V/V
			Gain 2	90	100	110	80	100	120	
BW	Bandwidth	R <sub>S</sub> = 50 Ω	Gain 1		40			40		MHz
			Gain 2		90			90		
t <sub>r</sub>	Risetime	R <sub>S</sub> = 50 Ω, V <sub>O</sub> = 1.0 V <sub>p-p</sub>	Gain 1		10.5			10.5		ns
			Gain 2		4.5	10		4.5	12	
t <sub>PD</sub>	Propagation Delay	R <sub>S</sub> = 50 Ω, V <sub>O</sub> = 1.0 V <sub>p-p</sub>	Gain 1		7.5			7.5		ns
			Gain 2		6.0	10		6.0	10	
Z <sub>I</sub>	Input Impedance		Gain 1		4.0			4.0		kΩ
			Gain 2	20	30		10	30		
C <sub>I</sub>	Input Capacitance		Gain 2					2.0		pF
I <sub>IO</sub>	Input Offset Current				0.4	3.0		0.4	5.0	μA
I <sub>IB</sub>	Input Bias Current				9.0	20		9.0	30	μA
e <sub>n</sub>	Input Noise Voltage	R <sub>S</sub> = 50 Ω, BW = 1.0 kHz to 10 MHz		12			12			μV <sub>rms</sub>

# $\mu$ A592

$\mu$ A592 and  $\mu$ A592C (Cont.)

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 6.0$  V unless otherwise specified.


Symbol	Characteristic	Condition <sup>1, 2</sup>	$\mu$ A592			$\mu$ A592C			Unit	
			Min	Typ	Max	Min	Typ	Max		
V <sub>IR</sub>	Input Voltage Range		$\pm 1.0$			$\pm 1.0$			V	
CMR	Common Mode Rejection	$V_{CM} = 1.0$ V, Gain 2	60	86		60	86		dB	
PSRR	Power Supply Rejection Ratio	$\Delta V_{CC} = \pm 0.5$ V, Gain 2	50	70		50	70		dB	
V <sub>OO</sub>	Output Offset Voltage		Gain 1		0.6	1.5		0.6	1.5	V
			Gain 2		0.35	0.75		0.35	0.75	
V <sub>O CM</sub>	Output Common Mode Voltage		2.4	2.9	3.4	2.4	2.9	3.4	V	
V <sub>O P</sub>	Output Voltage Swing		3.0	4.0		3.0	4.0		$V_{p-p}$	
I <sub>O-</sub>	Output Sink Current		2.5	3.6		2.5	3.6		mA	
R <sub>O</sub>	Output Resistance			20			20		$\Omega$	
I <sub>CC</sub>	Supply Current			18	24		18	24	mA	

**Notes**


1. Gain Select leads G<sub>1A</sub> and G<sub>1B</sub> connected together for Gain 1 and Gain Select leads G<sub>2A</sub> and G<sub>2B</sub> connected together for Gain 2.
2. Gain 2 not applicable to 8 lead device.

## Typical Performance Curves


**Phase Shift vs Frequency**



**Phase Shift vs Frequency**




**Voltage Gain vs Frequency**




**Typical Performance Curves (Cont.)**


**Common Mode Rejection Ratio vs Frequency**




**Output Voltage Swing vs Frequency**




**Pulse Response**




**Differential Overdrive Recovery Time**




**Pulse Response vs Supply Voltage**




**Pulse Response vs Temperature**




**Voltage Gain vs Temperature**



**Gain vs Frequency vs Temperature**




**Voltage Gain vs Supply Voltage**




**Typical Performance Curves (Cont.)**

**Output Voltage and Current Swing vs Supply Voltage**




PC07800F

**Output Voltage Swing vs Load Resistance**




PC07820F

**Supply Current vs Supply Voltage**




PC07850F

**Voltage Gain Adjust Circuit**




PC07671F

**Voltage Gain vs  $R_{ADJ}$**




PC07810F

**Input Noise Voltage vs Source Resistance**



PC07830F

**Supply Current vs Temperature**



PC07840F

# $\mu$ A733

## Differential Video Amplifier

Linear Division Special Functions

**Description**

The  $\mu$ A733 is a monolithic two-stage differential input, differential output video amplifier constructed using the Fairchild Planar Epitaxial process. Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

- 120 MHz Bandwidth Typ
- 250 k $\Omega$  Input Resistance Typ
- Selectable Gains Of 10, 100, And 400
- No Frequency Compensation Required

**Absolute Maximum Ratings**

## Storage Temperature Range

Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C

## Operating Temperature Range

Extended ( $\mu$ A733M)	-55°C to +125°C
Commercial ( $\mu$ A733C)	0°C to +70°C

## Lead Temperature

Metal Can and Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14 (soldering, 10 s)	265°C


Internal Power Dissipation<sup>1, 2</sup>

10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

Supply Voltage	$\pm 8.0$ V
Differential Input Voltage	$\pm 5.0$ V
Common Mode Input Voltage	$\pm 6.0$ V
Output Current	10 mA

**Notes**

1.  $T_J$  Max = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

**Connection Diagram**10-Lead Metal Package  
(Top View)


CD01250F

**Note**

Pin 5 connected to case.

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A733HM	5X	Metal
$\mu$ A733HC	5X	Metal


Connection Diagram  
14-Lead DIP and SO-14 Package  
(Top View)

CD01240F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ A733DM	6A	Ceramic DIP
$\mu$ A733DC	6A	Ceramic DIP
$\mu$ A733PC	9A	Molded DIP
$\mu$ A733SC	KD	Molded Surface Mount

**Equivalent Circuit**



EQ00510F

**μA733 and μA733C**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 6.0$  V unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	μA733			μA733C			Unit		
			Min	Typ	Max	Min	Typ	Max			
$A_{VD}$	Differential Voltage Gain	$R_S = 50 \Omega$	Gain 1	300	400	500	250	400	600	V/V	
			Gain 2	90	100	110	80	100	120		
			Gain 3	9.0	10	11	8.0	10	12		
BW	Bandwidth	$R_S = 50 \Omega$	Gain 1				40		40	MHz	
			Gain 2				90		90		
			Gain 3				120		120		
$t_r$	Risetime	$R_S = 50 \Omega$ , $V_O = 1.0 \text{ V}_{\text{p-p}}$	Gain 1				10.5		10.5	ns	
			Gain 2				4.5	10	4.5		
			Gain 3				2.5		2.5		
$t_{PD}$	Propagation Delay	$R_S = 50 \Omega$ , $V_O = 1.0 \text{ V}_{\text{p-p}}$	Gain 1				7.5		7.5	ns	
			Gain 2				6.0	10	6.0		
			Gain 3				3.6		3.6		
$Z_I$	Input Impedance		Gain 1				4.0		4.0	$\text{k}\Omega$	
			Gain 2	20	30			10	30		
			Gain 3				250		250		
$C_I$	Input Capacitance		Gain 2				2.0		2.0	pF	
$I_{IO}$	Input Offset Current						0.4	3.0	0.4	5.0	μA

# μA733

**μA733 and μA733C (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 6.0$  V unless otherwise specified.

Symbol	Characteristic	Condition <sup>1</sup>	μA733			μA733C			Unit
			Min	Typ	Max	Min	Typ	Max	
$I_{IB}$	Input Bias Current			9.0	20		9.0	30	μA
$e_n$	Input Noise Voltage	$R_S = 50 \Omega$ , $BW = 1.0$ kHz to 10 MHz		12			12		μV <sub>rms</sub>
$V_{IR}$	Input Voltage Range		± 1.0			± 1.0			V
CMR	Common Mode Rejection	$V_{CM} = \pm 1.0$ V, Gain 2	60	86		60	86		dB
PSRR	Supply Voltage Rejection Ratio	$\Delta V_{CC} = \pm 0.5$ V, Gain 2	50	70		50	70		dB
$V_{OS}$	Output Offset Voltage	Gain 1		0.6	1.5		0.6	1.5	V
		Gain 2 and Gain 3		0.35	1.0		0.35	1.5	
$V_{OCM}$	Output Common Mode Voltage		2.4	2.9	3.4	2.4	2.9	3.4	V
$V_{OP}$	Output Voltage Swing		3.0	4.0		3.0	4.0		V <sub>p-p</sub>
$I_{O-}$	Output Sink Current		2.5	3.6		2.5	3.6		mA
$R_O$	Output Resistance			20			20		Ω
$I_{CC}$	Supply Current			18	24		18	24	mA

The following specifications apply over the range of  $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  for μA733 and  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$  for μA733C.


AvD	Differential Voltage Gain	Gain 1	200		600	250		600	V/V
		Gain 2	80		120	80		120	
		Gain 3	8.0		12	8.0		12	
$Z_I$	Input Impedance	Gain 2	8.0			8.0			kΩ
$I_{IO}$	Input Offset Current				5.0			6.0	μA
$I_{IB}$	Input Bias Current				40			40	μA
$V_{IR}$	Input Voltage Range		± 1.0			± 1.0			V
CMR	Common Mode Rejection		50			50			dB
PSRR	Power Supply Rejection Ratio		50			50			dB
$V_{OS}$	Output Offset Voltage	Gain 1			1.5			1.5	V
		Gain 2 and Gain 3			1.2			1.5	
$V_{OP}$	Output Swing		2.5			2.8			V <sub>p-p</sub>
$I_{O-}$	Output Sink Current		2.2			2.5			mA
$I_{CC}$	Supply Current				27			27	mA

## Notes


1. Gain Select leads  $G_{1A}$  and  $G_{1B}$  connected together for Gain 1.
2. Gain Select leads  $G_{2A}$  and  $G_{2B}$  connected together for Gain 2.
3. All Gain Select leads open for Gain 3.

### Typical Performance Curves


Phase Shift vs Frequency




Phase Shift vs Frequency




Voltage Gain vs Frequency




Common Mode Rejection Ratio vs Frequency




Output Voltage Swing vs Frequency




Pulse Response




Differential Overdrive Recovery Time



Pulse Response vs Supply Voltage




Pulse Response vs Temperature




**Typical Performance Curves (Cont.)**


**Voltage Gain vs Temperature**




**Output Voltage and Current Swing vs Supply Voltage**




**Input Noise Voltage vs Source Resistance**




**Gain vs Frequency vs Temperature**




**Voltage Gain vs Supply Voltage**



**Output Voltage Swing vs Load Resistance**




**Gain vs Frequency vs Supply Voltage**




11

**Voltage Gain Adjust Circuit**




**Voltage Gain vs R<sub>adj</sub>**




## Typical Performance Curves (Cont.)

**Input Impedance vs  
Temperature**




PC08030F

**Supply Current vs  
Temperature**



PC08040F


**Supply Current vs  
Supply Voltage**



PC08050F

## Typical Applications

**Oscillator Frequency for Various Capacitor Values**



PC08070F

# **µA7392**

## **DC Motor Speed Control Circuit**

Linear Division Special Functions

**Description**

The µA7392 is designed for precision, closed loop, motor speed control systems. It regulates the speed of capstan drive motors in automotive and portable tape players and is useful in a variety of industrial and military control applications, e.g., floppy disc drive systems and data cartridge drive systems. The device is constructed using the Fairchild Planar Epitaxial process.

The µA7392 compares actual motor speed to an externally presettable reference voltage. The motor speed is determined by frequency to voltage conversion of the input signal provided by the tachometer generator. The result of the comparison controls the duty cycle of the pulse width modulated switching motor drive output stage to close the system's negative feedback loop.

Thermal and over voltage shutdown are included for self-protection, and a stall-timer feature allows the motor to be protected from burn out during extended mechanical jams.

- Precision Performance
- High Current Performance
- Wide Range Tachometer Input
- Thermal Shutdown, Over Voltage And Stall Protection
- Internal Regulator
- Wide Supply Voltage Range 6.3 V To 16 V

**Absolute Maximum Ratings**

## Storage Temperature Range

Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C

## Operating Temperature Range

-40°C to +85°C

## Lead Temperature

Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation<sup>1-3</sup>


14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W

Supply Voltage (V+), V<sub>9</sub>,

V <sub>10</sub> , V <sub>11</sub>	24 V
Regulator Output Current, I <sub>8</sub>	15 mA

## Voltage Applied to Lead 6

(Tachometer Pulse Timing) 7.0 V

**Connection Diagram****14-Lead DIP****(Top View)**

CCD1280F

**Order Information**

Device Code	Package Code	Package Description
µA7392DV	6A	Ceramic DIP
µA7392PV	9A	Molded DIP

11

## Voltage Applied Between Leads 3

and 5 (Tachometer Inputs) ± 6.0 V

Continuous Current through

Leads 11 and 12 Motor Drive

Output ON 0.3 A

Repetitive Surge Current through

Leads 11 and 12 (Motor Drive ON) 1.0 A

Repetitive Surge Current through


Leads 10 and 11 (Motor Drive OFF) 0.3 A

**Notes**1. T<sub>J</sub> Max = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C.

3. Internally Limited.

**Block Diagram**



EQ00540F

# **$\mu$ A7392**

**$\mu$ A7392**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 14.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Voltage Regulator Section (Test Circuit 1)</b>						
$I_{CC}$	Supply Current	Excluding Current into Lead 11		7.5	10	mA
$V_{Reg}$	Regulator Output Voltage		4.5	5.0	5.5	V
LINE <sub>Reg</sub>	Regulator Output Line Regulation ( $\Delta V_8$ )	$V+ = 10 \text{ V}$ to $16 \text{ V}$		6.0	20	mV
		$V+ = 6.3 \text{ V}$ to $16 \text{ V}$		12	50	
LOAD <sub>Reg</sub>	Regulator Output Load Regulation ( $\Delta V_8$ )	$I_8$ from $10 \text{ mA}$ to $0$		40		mV
<b>Frequency to Voltage Converter Section (Test Circuit 2)</b>						
$V_{IN}$	Tachometer (-) Input Bias Voltage			2.4		V
$I_{IN}$	Tachometer (+) Input Bias Current	$V_5 = V_3$		1.0	10	$\mu\text{A}$
$V_{DIFF}$	Tachometer Input Positive Threshold	$(V_5 - V_3)$	10	25	50	$\text{mV}_{\text{p-p}}$
$V_{HY}$	Tachometer Input Hysteresis		20	50	100	$\text{mV}_{\text{p-p}}$
R	Pulse Timing ON Resistance	$V_6 = 1.0 \text{ V}$		300	500	$\Omega$
$V_{TH}$	Pulse Timing Switch Threshold		45	50	55	$\%V_8$
$t_r$	Output Pulse Rise Time			0.3		$\mu\text{s}$
$t_f$	Output Pulse Fall Time			0.1		$\mu\text{s}$
$V_{Sat-LOW}$	Pulse Output LOW Saturation ( $V_7$ )			0.13	0.25	V
$V_{Sat-HI}$	Pulse Output HIGH Saturation ( $V_8 - V_7$ )			0.12	0.2	V
$I_{Source}$	Pulse Output HIGH Source Current	$V_7 = 1.0 \text{ V}$	-340	-260	-180	$\mu\text{A}$
SVS	Frequency-to-Voltage Conversion Supply Voltage Stability <sup>1</sup>	$V_{FV} = 0.25 V_8^2$ $V_+ = 10 \text{ V}$ to $16 \text{ V}$		0.1		%
TS	Frequency-to-Voltage Conversion Temperature Stability <sup>3</sup>	$V_{FV} = 0.25 V_8^2$ $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		0.3		%
<b>Motor Drive Section</b>						
$V_{IO}$	Input Offset Voltage				20	mV
$I_{IB}$	Input Bias Current			0.1	10	$\mu\text{A}$
CMR	Common Mode Range		0.8		2.5	V
$V_{SAT}$	Motor Drive Output Saturation	$I_{11} = 300 \text{ mA}$		1.3	2.0	V
$I_{LEAK}$	Motor Drive Output Leakage	$V_{11} = V_{10} = 16 \text{ V}$			5.0	$\mu\text{A}$
$I_D$	Flyback Diode Leakage	$V_{10} = 16 \text{ V}$ , $V_{11} = 0 \text{ V}$			30	$\mu\text{A}$

**μA7392 (Cont.)**

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $V+ = 14.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$V_D$	Flyback Diode Clamp Voltage	$I_{11} = 300 \text{ mA}$ Motor Drive Output OFF		1.1	1.3	V

#### Protective Circuits

J-T°C	Thermal Shutdown Junction Temperature <sup>4</sup>			160		°C
Over Voltage	Ovvoltage Shutdown <sup>4</sup>		18	21	24	V
$V_{TH}$	Stall Timer Threshold Voltage <sup>5</sup>		2.5	2.9	3.5	V
$I_{TH}$	Stall Timer Threshold Current <sup>5</sup>			0.3	3.0	μA

#### Notes

1. Frequency-to-voltage conversion, supply voltage stability is defined as:

$$\frac{V_{FV}(16 \text{ V})}{V_B(16 \text{ V})} - \frac{V_{FV}(10 \text{ V})}{V_B(10 \text{ V})} \div \frac{V_{FV}(14.5 \text{ V})}{V_B(14.5 \text{ V})} \times 100\%$$

2.  $V_{FV}$  is the integrated DC output voltage from the pulse generator (Lead 7)

3. Frequency-to-voltage conversion temperature stability is defined as:


$$\frac{V_{FV}(85^\circ\text{C})}{V_B(85^\circ\text{C})} - \frac{V_{FV}(-40^\circ\text{C})}{V_B(-40^\circ\text{C})} \div \frac{V_{FV}(25^\circ\text{C})}{V_B(25^\circ\text{C})} \times 100\%$$

4. Motor Drive circuitry is disabled when these limits are exceeded. If the condition continues for the duration set by the external stall timer components, the circuit is latched off until reset by temporarily opening the power supply input line.


5. If stall timer protection is not required, lead 14 should be grounded.

#### Typical Performance Curves


**Overvoltage Shutdown Voltage vs Junction Temperature**



**Stall Timer Threshold Voltage vs Junction Temperature**



**Stall Timer Threshold Current vs Junction Temperature**




PC08340F

PC08350F


PC08360F

**Typical Performance Curves (Cont.)**


**Supply Current vs Supply Voltage**




**Regulator Output Voltage vs Supply Voltage**




**Regulator Output Voltage vs Junction Temperature**




**Tachometer Input Hysteresis vs Junction Temperature**




**Flyback Diode Current (D3) vs Flyback Diode Voltage**



**Motor Drive Output ON Current vs Motor Drive Output ON Voltage**




**Motor Drive Output ON Voltage vs Ambient Temperature**




## Test Circuits


**Test Circuit 1**



**Test Circuit 2**



**Typical Application Using Magnetic Tachometer**



# FSP100

## Programmable Digital Filter

**Preliminary**

## Advanced Signal Processing Division

**Description**


The Fairchild FSP100 is a device optimized for use in one dimensional data stream processing. It efficiently implements both recursive and non-recursive filter structures. It has, on-chip, all the functions necessary to perform most common filter primitives in a single instruction. The advanced architecture has separate data and instruction paths to avoid input-output bottlenecks, and utilizes a high performance crosspoint switch to efficiently route data between the processing elements. A transparent pipeline allows simultaneous instruction fetch, execution and data input/output. The serial data path permits variable data word lengths between 20 and 32-bits, which allows efficient single-chip implementations that have not been possible with previous single chip digital signal processors.

The FSP100 uses an external byte-wide program memory for maximum design flexibility without compromising performance. Multiprocessing is straightforward because the FSP100 is directly cascadeable.

The FSP100 instruction set implements familiar digital signal processing primitives such as Pole-pairs, Zeros, Peak Detectors and Oscillators.

The FSP100 comes with a comprehensive software support system, including an assembler and a simulator, which runs under the UNIX\*, VMS\*\* and MS-DOS operating systems. A hardware development system which allows real time verification of applications software completes the support package.

- Single-Chip Programmable Digital Filter
- Programmed in the Language of Filter Designers (in Terms of Poles and Zeros)
- Programmable Internal Data Word Lengths Between 20 and 32-Bits
- Executes Complete Filter Functions in a Single Instruction Cycle
- Triple Multiplier-Accumulator Provides 3 Million Multiples Per Second
- Sample Rates up to 200 KHz for Single-Chip Applications
- Simply Cascade Processors with no Intermediate Logic for Higher Sample Rates
- Separate Data and Instruction Paths On- and Off-Chip
- Separate Processor and Data Input/Output Clocks for Ease of System Design

**Connection Diagram  
(Top View)**


CD01520F

11

**Order Information**


Device Code	Package Code	Package Description
FSP100DC	Consult Factory	40-Lead Ceramic DIP
FSP100LC	Consult Factory	44-Lead LCC

- Requires No External Synchronization Between Input/Output Clocks and Processor Clocks
- Optional Data Input and Output Formats and Word Lengths
- External Program Memory for Maximum Design Flexibility
- On-Chip Data Memory for Storing State Variables
- Complete Software and Hardware Support Package for Design Development
- Single-Phase 16 MHz Processor Clock Frequency
- Single-Phase 10 MHz Data Input and Output Clock Frequency
- 40-Lead Ceramic DIP and 44-Lead LCC Packages
- TTL- and CMOS-Compatible Input/Outputs
- Full Performance Over -55°C to +125°C Operating Temperature Range
- 2-Micron CMOS Process

\*A trademark of AT&amp;T

\*\*A trademark of Digital Equipment Corporation

## Logic Symbol



## Architecture

### General Description

The data path contains all of the components necessary to execute a two-pole filter section with a single instruction:

- A triple multiplier-adder.
- An editing unit which modifies the result from the triple multiplier to obtain saturation and other non-linear effects.
- Scratch pad registers.
- An accumulator with extension bits and scaler.
- A sequential access memory with two data channels for state variable storage.
- A crosspoint switch for passing data between the blocks.
- An input and an output interface, which can synchronize the chip with the input and/or output data rate.

The control path is totally independent of the data path, thus eliminating the need for pipeline flushing. A simple program sequencer is provided on-chip, but a clock output is also provided for use with an external program sequencer, if desired. The major elements of the control path are:

- A program sequencer, providing branching and looping.
- An instruction decoder for configuring the crosspoint switch.
- A bus for distributing the instruction bytes for local decoding.

### Triple Multiplier-Adder

Most of the arithmetic unit consists of a triple multiplier-adder. During each instruction cycle, it forms the sum of products:

$$R = Xg \cdot \text{Gamma} + Xa \cdot \text{Alpha} + Xb \cdot \text{Beta}$$


The X's are signal data streams emerging from the cross-point switch. Alpha, Beta and Gamma are coefficients. Alpha is in the range -2 to +2. Beta is in the range -1 to +1. Gamma is normally a power of two scaling factor in the range of -2 to +2, but it is possible to feed signal data to the Gamma coefficient input to effect the signal-by-signal multiplications required for modulation, VCO's and time-varying filters.

Normally the multiplier rounds the final sum-of-products. However, recursive filtering instructions may invoke random switching between rounding and truncation in order to defeat limit cycles.

The triple multiplier includes a fast carry chain. This fast carry chain provides an overflow and sign output in advance of the serial data output, in order to control the saturation and non-linear function logic in the editing unit.

The triple multiplier uses Booth encoders operating directly on the incoming data bit-pairs. These Booth encoders can also perform non-linear functions. Signals from the control section can cause the input data streams to be masked to zero or inverted as they enter the arithmetic unit, to provide half or full wave rectification or a sign-dependent gain.

Figure 1 Block Diagram



### Editing Unit

The primary function of the editing unit is to saturate the result from the multiplier to prevent overflow oscillations in recursive filters.

The saturation logic consists of a multiplexer which can select between the multiplier output, +1, -1 or 0. A control PLA sets the switches according to the FUNCTION code and the sign/overflow flags, to achieve either saturation or the more complex behavior required for the other non-linear operators.

Another function of the editing unit is to provide some commonly used, computationally simple filter zeros. This function allows execution of some biquadratic sections in a single instruction cycle. When this function is used, the output of the filter is different than the new value of the state variable (which needs to be stored in the data memory). There are, therefore, two outputs from the editing

unit: one for the filter output, and the other for the new state variable value.

### Scratch Pad Registers

The scratch pad registers are a group of six variable-length registers. Two registers serve as working stores; each one is connected between a crosspoint switch output and input. The use of these registers is determined by the FUNCTION code.

A dual-port connects another crosspoint switch output and input four-word register file. This register file is directly addressable by an instruction field. It can be used to store intermediate results for more complex filter topologies.

### Accumulator

An accumulator is also connected to an output from the crosspoint switch. It is used primarily for implementing FIR and parallel IIR summing nodes. It has six extension bits

which permit accumulation of up to 64 values without the risk of overflow. The accumulator output is connected to a crosspoint switch input via a power-of-four scaling circuit, the scaling factor being determined by the SETUP instruction.

### Data Memory

The data memory is organized as a 64-column, 32-row array of 2-port, 3-transistor RAM cells. It functions logically as an adjustable length shift register, with two data channels each two bits wide. The length of the "shift register" is set up during initialization.

The rows are written sequentially. Each row receives 16 bits from each of four input bit streams (two data channels) for an effective register length of a multiple of 32 bits per channel. Adjustable length shift registers on the input increase the length resolution to four bits per channel.

The serial access memory restricts operation to algorithms in which the data flows in an ordered stream, such as filters and correlators. However, this memory organization can efficiently store data of arbitrary word length. Also, the instruction word does not require a memory address field.

### Input and Output

The input/output data is single bit wide serial with four possible arithmetic formats. It may be either most- or least-significant bit first. The input and output word lengths are independent both of each other and of the internal word length.

Associated with both the input and output port are two handshake lines; one indicates that the external device is ready, the other that the FSP100 is ready. The FSP100 can suppress its ready signal until the external device is ready, thus enabling the processor to directly control the transfer.

The input and output ports each have their own clock. These clocks may be asynchronous with respect to each other and with respect to the processor clock. The interface logic is designed to have an arbitrarily low error rate without reducing the interface throughput.

While the processor is waiting for an external device to become ready, the I/O interface stops the execution of the program. Execution resumes upon completion of the I/O transfer. The processor thus synchronizes itself to the sample rate of the rest of the system.

### Crosspoint Switch

The crosspoint switch replaces the data busses of more conventional architectures. It enables all the necessary

data transfers for one instruction cycle to take place simultaneously, with no contention, at effective data rates up to 240M bits per second.

The crosspoint switch is double-buffered, so that it may be set up for the next instruction during the execution of the current instruction. The connection pattern determines the signal processing algorithm.

### Program Sequencer

The program sequencer is built around an eight bit instruction counter and a three-bit byte counter. The byte counter addresses the eight bytes of one instruction. To avoid the need for a branch address field in the program counter, the branch address is loaded with the SETUP instruction into the label register. The program sequencer also contains a loop counter and loop control logic. The branch logic can perform unconditional branches and conditional branches depending on the state of the "Flag" pin.

### Instruction Decoder


Instruction decoding is performed by two PLA's operating on the function code. One PLA generates the crosspoint switch configuration; the other controls the non-linear functions in the editing unit. The remainder of the instruction word is decoded locally by the small control sections associated with each data path component.

### Pipelining

The FSP100 incorporates instruction-level pipelining to eliminate time lost in many processors fetching the next instruction from memory and storing the results of the previous instruction back into memory.

The following Table 1 depicts this action. Time slot T3 is typical. The result of instruction N is stored in memory. Instruction N + 1 is executed within the FSP100 and the 64 bits of the instruction N + 2 are fetched from the external memory. During the time slot T4 the progress of each instruction advances. Instruction N + 1's results are stored back in memory. Instruction N + 2 is executed within the FSP100 and instruction N + 3 is fetched from external memory.

Pipelining continues in this fashion without conflict since the time to either fetch an instruction or store a result is always less than or equal to the time required by the FSP100 to execute an instruction.

**Table 1 Pipelining****Signal Processing Functions**

The following list presents the functions selectable by the FUNCTION code. Those functions that require more than one instruction cycle are implemented as two separate instructions. The software support package allows these multiple instruction sequences to be coded as a single instruction. The list does not include functions for testing, initialization and control, because the user does not usually code these functions directly.

Name	Number of Instructions	Function
Filter Poles:		
POLES	1	Direct form pole-pair
CPOLES	2	State-space pole-pair
APOLES	2	Adaptive pole-pair
RPOLE	1	Real pole with well-defined gain
RPOLES	2	Two independent real poles with well-defined gain
Filter Zeros:		
ZERO	1	Real zero with well-defined gain
ZEROS	1	Direct form zero pair
NOTCH	1	Adaptive notch
FIR	1	Two taps of an FIR
Combined Poles and Zeros:		
POLEP	1	Real pole with well-defined gain; zero at $Z = +1$
POLEN	1	Real pole with well-defined gain; zero at $Z = -1$
POLEZERO	1	Real pole and zero
BIQ	2	Direct form second order section
BIQR	2	Second order section for parallel forms
BIQU	2	Second order section with zeros in unit circle
BIQT	3	Transposed form second order section
BIQPP	1	Direct form second order section, zeros at $Z = +1$
BIQPN	1	Direct form second order section, zeros at $Z = \pm 1$
BIQNN	1	Direct form second order section, zeros at $Z = -1$
LADDR	2	Ladder form filter section
Miscellaneous Linear Functions:		
GAIN	1	Gain and offset
SUM	1	Weighted sum of two signals
INTEGS	1	Resettable integrator
Signal Generators:		
RAMP	1	Ramp/sawtooth generator
EXPVCO	1	Exponential ramp/VCO
SINEGEN	1	Sinewave oscillator
RANDY	1	Pseudo random noise
PULSE	1	Pulse generator
PULSERT	1	Retriggerable pulse generator

# FSP100


Name	Number of Instructions	Function
Point Non-Linearities:		
BREAKPT	1	Breakpoint (for piecewise linear functions)
SDGAIN	1	Sign dependent gain
SDOFF	1	Sign dependent offset
SDLEVEL	1	Sign dependent level
SDSRC	1	Sign dependent source
CCLIP	1	Center clipping
SUBIZ	1	Substitute zero inside window
SUBIT	1	Substitute data inside window
LIMIT	1	Limiting function (like saturation)
MAXVAL	1	Maximum of two signals
MINVAL	1	Minimum of two signals
RESTORE	1	Restore sign removed by absolute value
Non-Linearities with State:		
SAMPLE	1	Sample and hold
PEAKHOLD	1	Tracks and holds peaks
LEVELDET	1	Comparator with hysteresis
ZCROSS	1	Zero crossing detector
Housekeeping:		
GETMEM	1	Recover state variables
PUTMEM	1	Save value to memory
LOADB	1	Load B register
LOADC	1	Load C register
LOADBC	1	Load B and C register

## Notes


Instruction names are preliminary.

"Well-defined" means that the gain coefficient is not restricted to a power of 2.


**Table 2 Instruction Format**




**Table 2.1 Default Microcode Format – All Function Codes Except INIT**



**Table 2.2 Coefficient Format (all Function Codes Except INIT And SETUP)**





**Table 2.4 Special INIT Instruction Format**



11

**Table 2.3 SETUP Parameter Format (only Applies For SETUP Function Code)**



## Notes

The XFORMAT field operates on the incoming data stream AFTER it has entered the PDF and it has been subject to the XMODE data direction field. Thus, it regards the Most Significant bit of incoming data as the sign bit and the remaining bits as the magnitude bits.

The YFORMAT field operates on the outgoing data stream while it is still in the internal two's complement format. Thus, it regards the Most Significant bit of internal data as the sign bit and the remaining bits as the magnitude bits. The data is still subject to bit reversing as specified in the YMODE direction field.

## Signal Descriptions

Name	I/O	H/L	Description
VCC	I		Power
GND	I		Power
INCK	I	H	Input clock
INDR	I	H	Input device ready
INRQ	O	H	Input request
INSD	I	H	Input serial data
OPCK	I	H	Output clock
OPDR	I	H	Output device ready
OPRQ	O	H	Output request
OPSD	O	H	Output serial data
RESET	I	L	Reset
HOLD	I	H	Force processor wait
IDLE	O	H	Indicates forced processor wait
CLK	I		Processor clock
OVER	O	H	Overflow
SIGN	O	H	Sign
NXT	O	H	External sequencer clock
FLAG	I	H	Flag (branch control)
PAO-7	O	H	Program word address (tri-state)
PBO-2	O	H	Program byte address (tri-state)
DO-7	I	H	Program byte input

## Program Memory Operation

The FSP100 is designed to operate with an external program memory with no impact on the data throughput. To achieve this, a separate instruction bus is utilized with dedicated address and data lines. Internally, a 64-bit instruction word is used, but it is time-multiplexed into eight bytes.

The 11-bit program address bus can address a total of 256 instructions with the least significant three bits addressing both the eight bytes of the current instruction and the eight most significant bits of the program counter. This configuration means that, when using a byte-wide memory, no additional external interface logic is required.

Figure 2 illustrates the typical configuration of an FSP100 and its program memory, in this case a 1K x 8-bit PROM. A timing diagram follows.

## Data Input/Output Operation

The FSP100 has a dedicated data input-output port that allows maximum utilization of the processor while requiring a minimum of external logic. To achieve this, dedicated input and output channels are available that can be asynchronous from the CPU and each other in a variety of configurations, according to external requirements. Further, to simplify multiprocessor systems, the ports are configured such that processors can be directly tied output to input with no additional logic.

The operation of the two ports is largely the same with the exception of the data pin itself. Both ports are serial, one bit wide, and come with a variety of options to independently configure each channel. These options are as follows:

**Clock Frequency:** This determines the rate at which the bits are serially clocked into and out of the data pins. It is individually selectable for each channel and need not be synchronous with the CPU clock.


**Data Word Length:** The input-output ports can operate with any data word length from 8 up to 32 bits in increments of 2 bits. Further, this word length does not have to be the same as that used internally; the FSP100 automatically adjusts for the value selected.

**Data Format:** This indicates the arithmetic format of the external serial data stream. The options for the incoming arithmetic format are two's complement, inverted two's complement, offset binary and inverted offset binary. The FSP100 will automatically convert between the format specified and its' own internal two's complement format.

**Data Direction:** This determines the direction in which the bits are passed into and out of the data pins. The data can be either least- or most-significant-bit first. The FSP100 automatically adjusts for this choice internally.


# FSP100

**Figure 2 FSP100 With External Program Memory**



TC00086F

**Program Memory Timing Diagram (20-Bit Operation)**



11

NOTE:  $t_{MA} = 65 \text{ ns}$  @ 16 MHz (Typical)  
 $t_{PC} = 25 \text{ ns}$  Typical @ 30pF Loading


WF00560F

**Handshake Mode:** This determines whether the FSP100 behaves as a master or slave during the input and output handshake operation. The two modes are called "ACTIVE" and "PASSIVE" mode. In active mode, the FSP100 determines when the transfer begins. In passive mode, the FSP100 waits until the device ready line goes high before beginning a transfer.

Figure 3 shows a typical data path configuration for a cascaded pair of FSP100s being driven by a standard A-D input and D-A output. Input and Output timing diagrams follow.

# FSP100


Figure 3 Dual Processor Configuration with Analog Input and Output




CR04170F

## Data Input Timing/Handshake Timing ("n" Bit Data)


### ACTIVE/FSP100 READY



### ACTIVE/NOT READY AND PASSIVE/NOT READY




### PASSIVE/READY




WF00570F

## Data Output Timing ("n" Bit Data)


ACTIVE/FSP100 READY



ACTIVE/NOT READY AND PASSIVE/NOT READY




PASSIVE/READY



WF00580F

## PFD Reset Operation



WF00590F

NOTE:  $T_{RESET}$  must be the greater time period of 25 CPU clock cycles or three (3) Input Data Clock cycles.

# FSP100

## Absolute Maximum Ratings<sup>1</sup>

Symbol	Characteristic	Range	Unit
V <sub>DD</sub>	Supply Voltage	-0.5 to +6.0	V
V <sub>I</sub>	Input Voltage	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>I</sub>	dc Input Current	±20	mA
T <sub>TSG</sub>	Storage Temperature Ceramic Package Plastic Package	-65 to +150 -40 to +125	°C
T <sub>A</sub>	Ambient Temperature Under Bias <sup>2</sup> Commercial/Industrial	-40 to +70	°C
T <sub>L</sub>	Lead Temperature (Soldering, 10 s)	300	°C

## Electrical Characteristics V<sub>DD</sub> = 5.0 V ± 0.25 V, 0 to 70°C

Symbol	Characteristic	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage CMOS Input TTL Input	Guaranteed Input HIGH Voltage	3.5 2.0	V <sub>DD</sub> V <sub>DD</sub>	V
V <sub>IL</sub>	Input LOW Voltage CMOS Input TTL Input	Guaranteed Input LOW Voltage	-0.5 -0.5	1.5 0.8	V
V <sub>OH</sub>	Output HIGH Voltage	70°C, V <sub>DD</sub> = 4.5 V	V <sub>DD</sub>	-0.05	V
V <sub>OL</sub>	Output LOW Voltage	70°C, V <sub>DD</sub> = 4.5 V		0.1	V
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> or GND	-10	10	µA
I <sub>OZ</sub>	Three-State Output Leakage Current	V <sub>OUT</sub> = V <sub>DD</sub> or GND	-10	10	µA
C <sub>IN</sub>	Input Capacitance	Excluding Package		5.0	pF
C <sub>OUT</sub>	Output Capacitance	Excluding Package		5.0	pF

### Notes

- Stresses greater than those listed under Absolute Maximum Ranges may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Junction temperature may not exceed ambient temperature by more than 20°C.

# F2224 • F2212

## 2400/1200/600/300 bps

### Full Duplex Modem

Advance Information, June 1986

Advanced Signal Processing Division


**Description**

The F2224 and F2212 are single-chip full-duplex modem circuits, operating at 2400 (F2224 only), 1200, 600 and 0-300 bps. The F2224 is compatible with the CCITT V.22 bis modem specification, and both chips are compatible with V.22B, Bell 212A, Bell 103, V.21, V.23 and Bell 202. The ICs perform all signal processing functions, and feature both a parallel microprocessor interface with integral UART and an alternate four line serial control and separate data interface.

The F2212, under control of a host processor or dedicated microcontroller, provides a complete low-cost solution to data transmission at speeds up to 1200 bps and is pin for pin and functionally compatible with the F2224, which provides an upgrade path to 2400 bps operation, with minimal changes to existing firmware. Handshaking protocols are included on-chip, which will reduce control-processor firmware requirements.

An on-chip hybrid simplifies connection to the telephone network and uncommitted I/O lines are provided for DAA control and RS232 implementation if required. DTMF dialing and call progress tone detection are included.

- **V.22 bis (F2224 Only), V.22B, 212A, 103, V.21, V.23 And Bell 202 Compatible**
- **V.23 And 202 Modes Have Selectable 75 Or 150 bps Backward Channels**
- **Performs All Signal Processing Functions**
- **Parallel  $\mu$ P Interface With Integral UART**
- **Alternate Serial Control And Data Interface**
- **Register Control Of Modem And UART Operation**
- **DTMF Tone Generation And Call Progress Tone Detection For Smart Dialer Applications**
- **1300 Hz Calling Tone Generator On Chip**
- **On-Chip Hybrid And Programmable I/O For DAA Control And RS232 Implementation**
- **Very Few External Components Required**
- **Low Power Dissipation And A Very Low Power Standby Mode**
- **28-Lead Ceramic DIP, Plastic DIP And Surface Mount Packages**

**Connection Diagram****28-Lead DIP  
(Top View)**

CD02240F

11

**Order Information**

Device Code	Package Code	Package Description
F2224DC	FM	Ceramic DIP
F2224PC	*	Molded DIP
F2224QC	*	Molded Surface Mount
F2212DC	FM	Ceramic DIP
F2212PC	*	Molded DIP
F2212QC	*	Molded Surface Mount

# F30S54/F30S57

## Monolithic Serial Interface

### CMOS CODEC/FILTER

Preliminary


Advanced Signal Processing Division

**Description**

The F30S54, F30S57 family consists of  $\mu$ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The F30S54, F30S57 operate in the synchronous mode only and are pin compatible with the F3054 and F3057 respectively. The devices are fabricated using Fairchild's advanced Double Poly Silicon-Gate CMOS process.


The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switched-capacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter rejects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed  $\mu$ -law and A-law PCM format. The receive portion of each device consists of an expanding decoder, which reconstructs the analog signal from the compressed  $\mu$ -law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require a 1.536 MHz, 1.544 MHz or 2.048 MHz master clock and an 8 kHz frame sync pulse. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Pin Compatible with F3054, F3057
- Complete Codec and Filtering System Including:
  - Transmit High-Pass and Low-Pass Filtering
  - Receive Low-Pass Filter with Sin X/X Correction
  - Active RC Noise Filters
  - $\mu$ -Law or A-Law Compatible Coder and Decoder
  - Internal Precision Voltage Reference
  - Serial I/O Interface
  - Internal Auto-Zero Circuitry
- $\mu$ -Law, 16 Pin — F30S54
- A-Law, 16 Pin — F30S57
- Meets or Exceeds all D3/D4 and CCITT Specifications
- $\pm 5$  V Operation
- Low Operating Power — Typically 40 mW
- Power-Down Standby Mode — Typically 1.7 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

**Connection Diagram  
(Top View)**
**Order Information**

Device Code	Package Code	Package Description
F30S54DC	FW	Ceramic DIP
F30S57DC	FW	Ceramic DIP

Figure 1 Block Diagram



## Pin Description

Pin No.	Name	Function
1	$V_{BB}$	Negative power supply pin. $V_{BB} = -5.0 \text{ V} \pm 5\%$ .
2	GND	Ground. All signals are referenced to this pin.
3	$VF_{RO}$	Analog output of the receive filter.
4	$V_{CC}$	Positive power supply pin. $V_{CC} = +5.0 \text{ V} \pm 5\%$ .
5	N.C.	No internal connection.
6	$D_R$	Receive data input. PCM data is shifted into $D_R$ following the FS leading edge.
7	CLKSEL	Logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock. MCLK is used for both transmit and receive directions (see Table 1).
8	PDN	Power Down. The device is powered up when PDN is held low.
9	MCLK	Master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz.
10	N.C.	No internal connection.
11	$D_X$	The 3-state PCM data output which is enabled by FS.
12	FS	Frame sync pulse input which enables MCLK to shift out the PCM data on $D_X$ . FS is an 8 kHz pulse train; see Figures 2 and 3 for timing details.
13	$TS_X$	Open drain output which pulses low during the encoder time slot.
14	$GS_X$	Analog output of the transmit input amplifier. Used to externally set gain.
15	$VF_{XI}-$	Inverting input of the transmit input amplifier.
16	$VF_{XI}+$	Non-inverting input of the transmit input amplifier.

## Functional Description

### Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the  $D_X$  and  $VF_{RO}$  outputs are put in high impedance states. To power-up the device, a logical low level must be applied to the PDN pin and FS pulses must be present. Thus, two power-down control modes are available. The first is to pull the PDN pin high; the second is to hold the FS input continuously low—the device will power-down approximately 2 ms after the last FS pulse. Power-up will occur on the first FS pulse. The 3-state PCM data output,  $D_X$ , will remain in the high impedance state until the second FS pulse.

### Synchronous Operation

Synchronous operation requires only one masterclock for both the transmit and receive directions. Table 1 indicates the frequencies which can be selected, depending on the state of CLKSEL. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Table 1 Selection of Master Clock Frequencies

CLKSEL	Master Clock Frequency Selected	
	F30S57	F30S54
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

## Functional Description (Cont.)

### Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulse, FS, must be one MCLK period long, with timing relationships specified in Figure 2. With FS high during a falling edge of MCLK, the next rising edge of MCLK enables the Dx 3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. The corresponding eight falling edges of the same clock pulses will clock in the receive data.

### Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulse, FS, must be three or more MCLK periods long, with timing relationships specified in Figure 3. Based on the sync, FS, the device will sense whether short or long frame sync pulses are being used. The Dx 3-state output buffer is enabled with the rising edge of FS or the rising edge of MCLK, whichever comes later, and the first bit clocked out is the sign bit. The following seven MCLK rising edges clock out the remaining seven bits. The Dx output is disabled by the eighth falling edge of MCLK, or by FS going low, whichever comes later. Provided the frame sync FS is greater than three MCLK periods, the Dx output will be enabled for eight MCLK periods, independent of the actual length of the FS pulse.

### Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 1. The low noise and wide bandwidth allow

gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of compressing type according to  $\mu$ -law (F30S54) or A-law (F30S57) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload level ( $t_{MAX}$ ) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins after the decode cycle. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FS pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which total 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

### Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F30S57) or  $\mu$ -law (F30S54) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a power amplifier capable of driving a 600  $\Omega$  load to a level of 7.2 dBm. The receive section is unity gain. Upon the occurrence of FS the data at the DR input is clocked in on the falling edge of the next eight MCLK periods. At the end of the time slot, the decoding cycle begins, and 10  $\mu$ s later the decoder DAC output is updated. The total decoder delay is approximately 10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s ( $\frac{1}{2}$  frame), which gives approximately 180  $\mu$ s.

## Absolute Maximum Ratings

V <sub>CC</sub> to GND	7.0 V	Voltage at any Digital Input or Output	V <sub>CC</sub> + 0.3 V to GND - 0.3 V
V <sub>BB</sub> to GND	-7.0 V		
Voltage at any Analog Input or Output	V <sub>CC</sub> + 0.3 V to V <sub>BB</sub> - 0.3 V	Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	-25°C to +125°C -65°C to +150°C 300°C

**Electrical Characteristics** Unless otherwise noted: V<sub>CC</sub> = 5.0 V ± 5%, V<sub>BB</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>A</sub> = 0°C to 70°C; typical characteristics specified at V<sub>CC</sub> = 5.0 V, V<sub>BB</sub> = -5.0 V, T<sub>A</sub> = 25°C; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Operating Current</b>						
I <sub>CC0</sub>	Power-Down Current			0.3	1.5	mA
I <sub>BB0</sub>	Power-Down Current			0.03	0.3	mA
I <sub>CC1</sub>	Active Current			4.0	7.0	mA
I <sub>BB1</sub>	Active Current			4.0	7.0	mA
<b>Digital Interface</b>						
V <sub>IL</sub>	Input Low Voltage				0.6	V
V <sub>IH</sub>	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	D <sub>X</sub> , I <sub>L</sub> = 3.2 mA T <sub>SX</sub> , I <sub>L</sub> = 3.2 mA, Open Drain			0.4	V
V <sub>OH</sub>	Output High Voltage	D <sub>X</sub> , I <sub>H</sub> = -3.2 mA	2.4			V
I <sub>IL</sub>	Input Low Current	GND ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> , All Digital Inputs	-10		10	μA
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>OZ</sub>	Output Current in High Impedance State	D <sub>X</sub> , GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10		10	μA
<b>Analog Interface With Transmit Amplifier Input</b>						
I <sub>XA</sub>	Input Leakage Current	-2.5 V ≤ V ≤ +2.5 V, VF <sub>XI+</sub> or VF <sub>XI-</sub>	-200		200	nA
R <sub>iXA</sub>	Input Resistance	-2.5 V ≤ V ≤ +2.5 V, VF <sub>XI+</sub> or VF <sub>XI-</sub>	10			MΩ
R <sub>oXA</sub>	Output Resistance	Closed Loop, Unit Gain		1.0	3.0	Ω
R <sub>LXA</sub>	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>LXA</sub>	Load Capacitance	GS <sub>X</sub>			50	pF
V <sub>oXA</sub>	Output Dynamic Range	GS <sub>X</sub> , R <sub>L</sub> ≥ 10 kΩ	± 2.8			V
A <sub>VXA</sub>	Voltage Gain	VF <sub>XI+</sub> to GS <sub>X</sub>	5000			V/V
F <sub>uXA</sub>	Unity Gain Bandwidth		1.0	2.0		MHz
V <sub>osXA</sub>	Offset Voltage		-20		20	mV
V <sub>cmXA</sub>	Common-Mode Voltage		-2.5		2.5	V
CMRR <sub>XA</sub>	Common-Mode Rejection Ratio		60			dB
PSRR <sub>XA</sub>	Power Supply Rejection Ratio		60			dB
<b>Analog Interface With Receive Amplifier Output</b>						
R <sub>oRF</sub>	Output Resistance	Pin V <sub>FRO</sub>		1.0	3.0	Ω
R <sub>LRF</sub>	Load Resistance	V <sub>FRO</sub> = ± 2.5 V	600			Ω

**Electrical Characteristics (Cont.)** Unless otherwise noted:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$C_{LRF}$	Load Capacitance	$V_{FRO}$ to GND			25	pF
$V_{OSR}$	Output DC Offset Voltage	$V_{FRO}$ to GND	-200		200	mV

#### Timing Specifications

$t_{PM}$	Frequency of Master Clock	Depends on the CLKSEL Pin		1.536 1.544 2.048		MHz MHz MHz
$t_{WMH}$	Width of Master Clock High		160			ns
$t_{WML}$	Width of Master Clock Low		160			ns
$t_{RM}$	Rise Time of Master Clock				50	ns
$t_{FM}$	Fall Time of Master Clock				50	ns
$t_{HMF}$	Holding Time from Master Clock Low to Frame Sync	Long Frame Only	0			ns
$t_{HOLD}$	Holding Time from Master Clock High to Frame Sync	Short Frame Only	0			ns
$t_{SFM}$	Set-Up Time from Frame Sync to Master Clock Low	Long Frame Only	80			ns
$t_{DMD}$	Delay Time from MCLK High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
$t_{XDP}$	Delay Time to $\overline{TS}_x$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
$t_{DZC}$	Delay Time from MCLK Low to Data Output Disabled		50		165	ns
$t_{DZF}$	Delay Time to Valid Data from FS or MCLK, Whichever Comes Later	$C_L = 0 \text{ pF}$ to 150 pF	20		165	ns
$t_{SDM}$	Set-Up Time from $D_R$ Valid to MCLK Low		50			ns
$t_{HMD}$	Hold Time from MCLK Low to $D_R$ Invalid		50			ns
$t_{SF}$	Set-Up time from FS to MCLK Low	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	50			ns
$t_{HF}$	Hold Time from MCLK Low to FS	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	100			ns
$t_{HMFI}$	Hold Time from 3rd Period of Master Clock Low to Frame Sync FS	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns

#### Note

For short frame sync timing, FS must go high while the Master Clock is high.

# F30S54/F30S57

**Transmission Characteristics** Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ , GND = 0 V,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Amplitude Response</b>						
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm (600 $\Omega$ ) 0 dBm0 F30S54 F30S57		1.2276 1.2276		Vrms
$t_{MAX}$	Max Overload Level	F30S54 (3.17 dBm0) F30S57 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>
$G_{XA}$	Transmit Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input at $GS_X = 0 \text{ dBm0}$ at 1020 Hz	-0.15		0.15	dB
$G_{XR}$	Transmit Gain, Relative to $G_{XA}$	$f = 16 \text{ Hz}$ $f = 50 \text{ Hz}$ $f = 60 \text{ Hz}$ $f = 200 \text{ Hz}$ $f = 300 \text{ Hz} - 3000 \text{ Hz}$ $f = 3300 \text{ Hz}$ $f = 3400 \text{ Hz}$ $f = 4000 \text{ Hz}$ $f = 4600 \text{ Hz and Up, Measure Response from 0 Hz to 4000 Hz}$		-1.8 -0.15 -0.35 -0.7	-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB
$G_{XAT}$	Absolute Transmit Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$			$\pm 0.1$	dB
$G_{XAV}$	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$			$\pm 0.05$	dB
$G_{XRL}$	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 $VF_x + = -40 \text{ dBm0}$ to $+3 \text{ dBm0}$ $VF_x - = -50 \text{ dBm0}$ to $-40 \text{ dBm0}$ $VF_x = = -55 \text{ dBm0}$ to $-50 \text{ dBm0}$		-0.2 -0.4 -1.2	0.2 0.4 1.2	dB dB dB
$G_{RA}$	Receive Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
$G_{RR}$	Receive Gain, Relative to $G_{RA}$	$f = 0 \text{ Hz}$ to $3000 \text{ Hz}$ $f = 3300 \text{ Hz}$ $f = 3400 \text{ Hz}$ $f = 4000 \text{ Hz}$		-0.15 -0.35 -0.7	0.15 0.05 0 -14	dB dB dB dB
$G_{RAT}$	Absolute Receive Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$			$\pm 0.1$	dB
$G_{RAV}$	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$			$\pm 0.05$	dB
$G_{RRL}$	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded-10 dBm0 Signal PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0		-0.2 -0.4 -1.2	0.2 0.4 1.2	dB dB dB
$V_{RO}$	Receive Output Drive Level	$R_L = 600 \Omega$	-2.5		2.5	V

# F30S54/F30S57

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Envelope Delay Distortion With Frequency</b>						
$D_{XA}$	Transmit Delay, Absolute	$f = 1600 \text{ Hz}$		290	315	$\mu\text{s}$
$D_{XR}$	Transmit Delay, Relative to $D_{XA}$	$f = 500 \text{ Hz} - 600 \text{ Hz}$ $f = 600 \text{ Hz} - 800 \text{ Hz}$ $f = 800 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$		195 120 50 20 55 80 130	220 145 75 40 75 105 155	$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
$D_{RA}$	Receive Delay, Absolute	$f = 1600 \text{ Hz}$		180	200	$\mu\text{s}$
$D_{RR}$	Receive Delay, Relative to $D_{RA}$	$f = 500 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$	-40 -30	-25 -20 70 100 145	90 125 175	$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$

## Noise

$N_{XC}$	Transmit Noise, C Message Weighted	$F30S54 \text{ VF}_{Xl}^+ = 0 \text{ V}$		12	15	$\text{dBrnC0}$
$N_{XP}$	Transmit Noise, P Message Weighted	$F30S57 \text{ VF}_{Xl}^+ = 0 \text{ V}$		-74	-69 (Note 1)	$\text{dBm0p}$
$N_{RC}$	Receive Noise, C Message Weighted	$F30S54 \text{ PCM Code Equals Alternating Positive and Negative Zero}$		8.0	11	$\text{dBrnC0}$
$N_{RP}$	Receive Noise, P Message Weighted	$F30S57 \text{ PCM Code Equals Positive Zero}$		-82	-79	$\text{dBm0p}$
$N_{RS}$	Noise, Single Frequency	$f = 0 \text{ kHz} \text{ to } 100 \text{ kHz}$ , Loop Around Measurement, $\text{VF}_{Xl}^+ = 0 \text{ Vrms}$			-53	$\text{dBm0}$
$PPSR_X$	Positive Power Supply Rejection, Transmit	$\text{VF}_{Xl}^+ = 0 \text{ Vrms}$ , $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			$\text{dbc}$
$NPSR_X$	Negative Power Supply Rejection, Transmit	$\text{VF}_{Xl}^+ = 0 \text{ Vrms}$ , $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			$\text{dbc}$
$PPSR_R$	Positive Power Supply Rejection, Receive	$\text{PCM Code Equals Positive Zero}$ $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			$\text{dbc}$ $\text{db}$ $\text{db}$
$NPSR_R$	Negative Power Supply Rejection, Receive	$\text{PCM Code Equals Positive Zero}$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			$\text{dbc}$ $\text{db}$ $\text{db}$

# F30S54/F30S57

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm}_0$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm <sub>0</sub> , 300 Hz – 3400 Hz Input Applied to VF <sub>XI+</sub> , Measure Individual Image Signals at VF <sub>RO</sub> 4600 Hz – 7600 Hz 7600 Hz – 8400 Hz 8400 Hz – 100,000 Hz			-32 -40 -32	dB

## Distortion

STD <sub>X</sub> STD <sub>R</sub>	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm <sub>0</sub> = 0 dBm <sub>0</sub> to -30 dBm <sub>0</sub> = -40 dBm <sub>0</sub> XMT RCV = -55 dBm <sub>0</sub> XMT RCV	33 36 29 30 14 15			dB <sub>C</sub> dB <sub>C</sub> dB <sub>C</sub> dB <sub>C</sub> dB <sub>C</sub> dB <sub>C</sub>
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF <sub>XI+</sub> = -4 dBm <sub>0</sub> to -21 dBm <sub>0</sub> , Two Frequencies in the Range 300 Hz – 3400 Hz			-41	dB

## Crosstalk

CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm <sub>0</sub> Transmit Level	f = 300 Hz – 3400 Hz D <sub>R</sub> = Steady PCM Code		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm <sub>0</sub> Receive Level	f = 300 Hz – 3400 Hz, VF <sub>XI</sub> = 0 V		-90	-70 (Note 2)	dB


## Notes

1. Measured by extrapolation from the distortion test result.
2. CT<sub>R-X</sub> is measured with a -40 dBm<sub>0</sub> activating signal applied at VF<sub>XI+</sub>.


## Encoding Format At D<sub>X</sub>

	F30S54 $\mu$ -Law	F30S57 A-Law (Includes Even Bit Inversion)
V <sub>IN</sub> (at GS <sub>X</sub> ) = + Full-Scale	1 0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 0
V <sub>IN</sub> (at GS <sub>X</sub> ) = 0 V	{ 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 1
V <sub>IN</sub> (at GS <sub>X</sub> ) = - Full-Scale	0 0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0 0

**Figure 2 Timing Diagrams Short Frame Sync Timing**



**Figure 3 Long Frame Sync Timing**



## Applications Information

### Power Supplies

While the pins of the F30S54 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu\text{F}$  supply decoupling capacitors should be connected from this common ground point to  $V_{CC}$  and  $V_{BB}$ .

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10  $\mu\text{F}$  capacitors.

### Receive Gain Adjustment

For applications where a F30S54 family CODEC/FILTER receive output must drive a 600  $\Omega$  load, but a peak swing lower than  $\pm 2.5$  V is required, the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$ -pad at the output. Table II lists the required resistor values for 600  $\Omega$  terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600  $\Omega$  is obtained if the output impedance of the attenuator is in the range 282  $\Omega$  to 319  $\Omega$  (assuming a perfect transformer).

### T-Pad Attenuator



$$R1 = Z1 \left( \frac{N^2+1}{N^2-1} \right) - 2\sqrt{Z1, Z2} \left( \frac{N}{N^2-1} \right)$$

$$R2 = 2\sqrt{Z1, Z2} \left( \frac{N}{N^2-1} \right)$$

Where  $N = \sqrt{\frac{\text{POWER IN}}{\text{POWER OUT}}}$

and


$$S = \sqrt{\frac{Z1}{Z2}}$$

Also:  $Z = \sqrt{Z_{SC} \cdot Z_{OC}}$

Where  $Z_{SC}$  = Impedance with short circuit termination  
and  $Z_{OC}$  = Impedance with open circuit termination

CD01150F

### $\pi$ -Pad Attenuator



$$R3 = \sqrt{\frac{Z1, Z2}{2}} \left( \frac{N^2-1}{N} \right)$$


$$R4 = Z1 \left( \frac{N^2-1}{N^2-2NS+1} \right)$$

CD01160F

**Applications Information (Cont.)**

**Table II. Attenuator Tables for  $Z_1 = Z_2 = 300 \Omega$**   
 (All Values in  $\Omega$ )

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	6.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2.0	34.4	1.3k	70	2.6k
3.0	51.3	850	107	1.8k
4.0	68	650	144	1.3k
5.0	84	494	183	1.1k
6.0	100	402	224	900
7.0	115	380	269	785
8.0	179	284	317	698
9.0	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

**Figure 4 Typical Synchronous Application**

AD00020F

# F30S64/F30S67

## Monolithic Serial Interface

### CMOS CODEC/FILTER

Preliminary

Advanced Signal Processing Division

**Description**


The F30S64, F30S67 family consists of  $\mu$ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The F30S64, F30S67 operate in the synchronous mode only and are pin compatible with the TP3064 and TP3067 respectively. Similar to the F30S54 and F30S57, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to  $\pm 6.6$  V across a balanced  $600 \Omega$  load. Also included is an analog loopback switch and  $TS_x$  output. The devices are fabricated using Fairchild's advanced Double Poly Silicon-Gate CMOS process.

The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switched-capacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter rejects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed  $\mu$ -law or A-law PCM format.

The receive portion of each device consists of an expanding decoder, a switched-capacitor low-pass filter, and two power amplifiers. The decoder reconstructs the analog signal from the compressed  $\mu$ -law or A-law code, and the low-pass filter corrects for the sin  $x/x$  response of the decoder output. The two power amplifiers are in a bridged configuration and are capable of driving low impedance loads.

The devices require a 1.536 MHz, 1.544 MHz or 2.048 MHz master clock and an 8 kHz frame sync pulse. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Pin Compatible with TP3064, TP3067
- Complete Codec and Filtering System Including:
  - Transmit High-Pass and Low-Pass Filtering
  - Receive Low-Pass Filter with Sin X/X Correction
  - Receive Push-Pull Power Amplifier
  - Analog Loopback
  - Active RC Noise Filters
  - $\mu$ -Law or A-Law Compatible Coder and Decoder
  - Internal Precision Voltage Reference
  - Serial I/O Interface
  - Internal Auto-Zero Circuitry
- $\mu$ -Law, 20 Pin - F30S64
- A-Law, 20 Pin - F30S67
- Meets or Exceeds all D3/D4 and CCITT Specifications
- $\pm 5$  V Operation

**Connection Diagram  
(Top View)**



CD01100F

**Order Information**

Device Code	Package Code	Package Description
F30S64DC	FL	Ceramic DIP
F30S67DC	FL	Ceramic DIP

- Low Operating Power — Typically 45 mW
- Power-Down Standby Mode — Typically 1.7 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

Figure 1 Block Diagram



## Pin Description

Pin No.	Name	Function
1	VPO +	The non-inverted output of the receive power amplifier.
2	GND	Ground. All signals are referenced to this pin.
3	VPO -	The inverted output of the receive power amplifier.
4	VPI	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to V <sub>BB</sub> .
5	V <sub>FR</sub> O	Analog output of the receive filter.
6	V <sub>CC</sub>	Positive power supply pin. V <sub>CC</sub> = + 5 V ± 5%.
7	N.C.	No internal connection.
8	D <sub>R</sub>	Receive data input. PCM data is shifted into D <sub>R</sub> following the FS leading edge.
9	CLKSEL	Logic input which selects either 1.536 MHz, 1.544 MHz or 2.048 MHz for master clock. MCLK is used for both transmit and receive directions (See Table 1).
10	PDN	Power down. The device is powered up when PDN is held low.
11	MCLK	Master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz.
12	N.C.	No internal connection.
13	D <sub>X</sub>	The 3-state PCM data output which is enabled by FS.
14	FS	Frame sync pulse input which enables MCLK to shift out the PCM data on D <sub>X</sub> and shift in data on D <sub>R</sub> . FS is an 8 kHz pulse train, see Figures 2 and 3 for timing details.
15	T <sub>SX</sub>	Open drain output which pulses low during the encoder time slot.
16	ANLB	Analog Loopback control input. Must be set to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO + output of the receive power amplifier.
17	G <sub>SX</sub>	Analog output of the transmit input amplifier. Used to externally set gain.
18	V <sub>FXI</sub> -	Inverting input of the transmit input amplifier.
19	V <sub>FXI</sub> +	Non-inverting input of the transmit input amplifier.
20	V <sub>BB</sub>	Negative power supply pin. V <sub>BB</sub> = -5 V ± 5%.

## Functional Description

### Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D<sub>X</sub> and V<sub>FR</sub>O outputs are put in high impedance states. To power-up the device, a logical low level must be applied to the PDN pin and FS pulses must be present. Thus, two power-down control modes are available. The first is to pull the PDN pin high; the second is to hold the FS input continuously low — the device will power-down approximately 2 ms after the last FS pulse. Power-up will occur on the first FS pulse. The 3-state PCM data output, D<sub>X</sub>, will remain in the high impedance state until the second FS pulse.

### Synchronous Operation

Synchronous operation requires only one master clock for both the transmit and receive directions. Table 1 indicates the frequencies which can be selected, depending on the state of CLKSEL. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Table 1. Selection of Master Clock Frequencies

CLKSEL	Master Clock Frequency Selected	
	F30S67	F30S64
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

## Functional Description (Cont.)

### Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulse, FS, must be one MCLK period long, with timing relationships specified in Figure 2. With FS high during a falling edge of MCLK, the next rising edge of MCLK enables the  $D_x$  3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the  $D_x$  output. The corresponding eight falling edges of the same clock pulses will clock in the receive data.

### Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulse, FS, must be three or more MCLK periods long, with timing relationships specified in Figure 3. Based on the sync, FS, the device will sense whether short or long frame sync pulses are being used. The  $D_x$  3-state output buffer is enabled with the rising edge of FS or the rising edge of MCLK, whichever comes later, and the first bit clocked out is the sign bit. The following seven MCLK rising edges clock out the remaining seven bits. The  $D_x$  output is disabled by the eighth falling edge of MCLK, or by FS going low, whichever comes later. Provided the frame sync FS is greater than three MCLK periods, the  $D_x$  output will be enabled for eight MCLK periods, independent of the actual length of the FS pulse.

### Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 1. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of compressing type according to  $\mu$ -law (F30S64) or A-law (F30S67) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload level ( $I_{MAX}$ ) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS

frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins after the decode cycle. The 8-bit code is then loaded into a buffer and shifted out through  $D_x$  at the next FS pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

### Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F30S67) or  $\mu$ -law (F30S64) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter with its output at  $V_{FO}$ . The receive section is unity-gain, but gain can be added by using the power amplifiers. Upon the occurrence of FS the data at the  $D_R$  input is clocked in on the falling edge of the next eight MCLK periods. At the end of the time slot, the decoding cycle begins, and 10  $\mu$ s later the decoder DAC output is updated. The total decoder delay is  $\sim 10 \mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s ( $\frac{1}{2}$  frame), which gives approximately 180  $\mu$ s.

### Receive Power Amplifiers

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the  $\pm 2.5$  V peak output signal from the receive filter up to  $\pm 3.3$  V peak into an unbalanced  $300 \Omega$  load, or  $\pm 4.0$  V into an unbalanced  $15 \text{ k}\Omega$  load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a  $600 \Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with a  $\sqrt{2}:1$  turns ration, as shown in Figure 4. A total peak power of 15.6 dBm can be delivered to the load plus termination.

Both power amplifiers can be powered down independently from the PDN input by connecting the VPI input to  $V_{BB}$ , saving approximately 8 mW of power.

**Absolute Maximum Ratings**

V <sub>CC</sub> to GND	7.0 V	Voltage at any Digital Input or Output	V <sub>CC</sub> + 0.3 V to GND - 0.3 V
V <sub>BB</sub> to GND	-7.0 V		-25°C to +125°C
Voltage at any Analog Input or Output	V <sub>CC</sub> + 0.3 V to V <sub>BB</sub> - 0.3 V	Storage Temperature Range	-65°C to +150°C
		Lead Temperature (Soldering, 10 seconds)	300°C

**Electrical Characteristics** Unless otherwise noted: V<sub>CC</sub> = 5.0 V ± 5%, V<sub>BB</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>A</sub> = 0°C to 70°C; typical characteristics specified at V<sub>CC</sub> = 5.0 V, V<sub>BB</sub> = -5.0 V, T<sub>A</sub> = 25°C; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Operating Current</b>						
I <sub>CC0</sub>	Power-Down Current			0.3	1.5	mA
I <sub>BB0</sub>	Power-Down Current			0.03	0.3	mA
I <sub>CC1</sub>	Active Current	Power Amplifier Active, V <sub>P1</sub> = 0 V		4.3	7.0	mA
I <sub>BB1</sub>	Active Current	Power Amplifier Active, V <sub>P1</sub> = 0 V		4.3	7.0	mA
<b>Digital Interface</b>						
V <sub>IL</sub>	Input Low Voltage				0.6	V
V <sub>IH</sub>	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	D <sub>X</sub> , I <sub>L</sub> = 3.2 mA T <sub>SX</sub> , I <sub>L</sub> = 3.2 mA, Open Drain			0.4	V
V <sub>OH</sub>	Output High Voltage	D <sub>X</sub> , I <sub>H</sub> = -3.2 mA	2.4			V
I <sub>IL</sub>	Input Low Current	GND ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> , All Digital Inputs	-10		10	μA
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>OZ</sub>	Output Current in High Impedance State	D <sub>X</sub> , GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10		10	μA
<b>Analog Interface With Transmit Input Amplifier</b>						
I <sub>XA</sub>	Input Leakage Current	-2.5 V ≤ V ≤ +2.5 V, VF <sub>X</sub>  + or VF <sub>X</sub>  -	-200		200	nA
R <sub>IXA</sub>	Input Resistance	-2.5 V ≤ V ≤ +2.5 V, VF <sub>X</sub>  + or VF <sub>X</sub>  -	10			MΩ
R <sub>OXA</sub>	Output Resistance	Closed Loop, Unity Gain		1.0	3.0	Ω
R <sub>LXA</sub>	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>LXA</sub>	Load Capacitance	GS <sub>X</sub>			50	pF
V <sub>OXA</sub>	Output Dynamic Range	GS <sub>X</sub> , R <sub>L</sub> ≥ 10 kΩ	± 2.8			V
A <sub>VXA</sub>	Voltage Gain	VF <sub>X</sub>  + to GS <sub>X</sub>	5000			V/V
F <sub>UXA</sub>	Unity Gain Bandwidth		1.0	2.0		MHz
V <sub>osXA</sub>	Offset Voltage		-20		20	mV
X <sub>CMXA</sub>	Common-Mode Voltage		-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio		60			dB

**Electrical Characteristics (Cont.)** Unless otherwise noted:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
PSRR <sub>X</sub> A	Power Supply Rejection Ratio		60			dB

#### Analog Interface With Receive Amplifier Output

R <sub>O</sub> RF	Output Resistance	Pin VF <sub>RO</sub>		1.0	3.0	$\Omega$
R <sub>L</sub> RF	Load Resistance	VF <sub>RO</sub> = $\pm 2.5 \text{ V}$	10			$k\Omega$
C <sub>L</sub> RF	Load Capacitance	VF <sub>RO</sub> to GND			500	pF
VOS <sub>RO</sub>	Output DC Offset Voltage	VF <sub>RO</sub> to GND	-200		200	mV

#### Analog Interface With Power Amplifiers

IPI	Input Leakage Current	$-1.0 \text{ V} \leq VPI \leq 1.0 \text{ V}$	-100		100	nA
RIPI	Input Resistance	$-1.0 \text{ V} \leq VPI \leq 1.0 \text{ V}$	10			$M\Omega$
VIOS	Input Offset Voltage		-25		25	mV
ROP	Output Resistance	Inverting Unity-Gain at VPO <sup>+</sup> or VPO <sup>-</sup>		1.0		$\Omega$
F <sub>c</sub>	Unity-Gain Bandwidth	Open Loop (VPO <sup>-</sup> )		400		kHz
C <sub>L</sub> P	Load Capacitance	$R_L \geq 1500 \Omega$   VPO <sup>+</sup> or $R_L = 600 \Omega$   VPO <sup>-</sup> to $R_L = 300 \Omega$   GND			100 500 1000	pF pF pF
GA <sub>P</sub> +	Gain, VPO <sup>-</sup> to VPO <sup>+</sup>	$R_L = 300 \Omega$ VPO <sup>+</sup> to GND Level at VPO <sup>-</sup> = 1.77 Vrms (+3 dBm0)		-1.0		V/V
PSRR <sub>P</sub>	Power Supply Rejection of $V_{CC}$ or $V_{BB}$	VPO – Connected to VPI 0 kHz – 4 kHz 0 kHz – 50 kHz	60 36			dB dB

#### Timing Specifications

1/t <sub>PM</sub>	Frequency of Master Clock	Depends on the CLKSEL Pin		1.536 1.544 2.048		MHz MHz MHz
t <sub>WMH</sub>	Width of Master Clock High		160			ns
t <sub>WML</sub>	Width of Master Clock Low		160			ns
t <sub>RM</sub>	Rise Time of Master Clock				50	ns
t <sub>FM</sub>	Fall Time of Master Clock				50	ns
t <sub>HMF</sub>	Holding Time from Master Clock Low to Frame Sync	Long Frame Only	0			ns
t <sub>HOLD</sub>	Holding Time from Master Clock High to Frame Sync	Short Frame Only	0			ns
t <sub>SFM</sub>	Set-Up Time from Frame Sync to Master Clock Low	Long Frame Only	80			ns

## F30S64/F30S67


**Electrical Characteristics (Cont.)** Unless otherwise noted:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
$t_{DMD}$	Delay Time from MCLK High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
$t_{XDP}$	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
$t_{DZC}$	Delay Time from MCLK Low to Data Output Disabled		50		165	ns
$t_{DZF}$	Delay Time to Valid Data from FS or MCLK, Whichever Comes Later	$C_L = 0 \text{ pF}$ to 150 pF	20		165	ns
$t_{SDM}$	Set-Up Time from $D_R$ Valid to MCLK Low		50			ns
$t_{HMD}$	Hold Time from MCLK Low to $D_R$ Invalid		50			ns
$t_{SF}$	Set-Up time from FS to MCLK Low	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	50			ns
$t_{HF}$	Hold Time from MCLK Low to FS	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	100			ns
$t_{HMFI}$	Hold Time from 3rd Period of Master Clock Low to Frame Sync FS	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns


**Note**

For short frame sync timing, FS must go high while the Master Clock is high.

**Figure 2 Timing Diagram Short Frame Sync Timing**



**Figure 3 Timing Diagram Long Frame Sync Timing**



## F30S64/F30S67

**Transmission Characteristics** Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ , GND = 0 V,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Amplitude Response</b>						
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm (600 $\Omega$ ) 0 dBm0 F30S64 F30S67		1.2276 1.2276		Vrms Vrms
tMAX		Max Overload Level F30S64 (3.17 dBm0) F30S67 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>
G <sub>X</sub> A	Transmit Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input at $G_{SX} = 0 \text{ dBm0}$ at 1020 Hz	-0.15		0.15	dB
G <sub>X</sub> R	Transmit Gain, Relative to G <sub>X</sub> A	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz – 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz		-1.8 -0.15 -0.35 -0.7	-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$			$\pm 0.1$	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$			$\pm 0.05$	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 $V_{FXI+} = -40 \text{ dBm0}$ to +3 dBm0 $V_{FXI+} = -50 \text{ dBm0}$ to -40 dBm0 $V_{FXI+} = -55 \text{ dBm0}$ to -50 dBm0		-0.2 -0.4 -1.2	0.2 0.4 1.2	dB dB dB
G <sub>RA</sub>	Receive Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
G <sub>RR</sub>	Receive Gain, Relative to GRA	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$			$\pm 0.1$	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$			$\pm 0.05$	dB

# F30S64/F30S67

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
G <sub>RRRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded $-10 \text{ dBm0}$ Signal PCM Level = $-40 \text{ dBm0}$ to $+3 \text{ dBm0}$ PCM Level = $-50 \text{ dBm0}$ to $-40 \text{ dBm0}$ PCM Level = $-55 \text{ dBm0}$ to $-50 \text{ dBm0}$	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
V <sub>RO</sub>	Receive Filter Output at VF <sub>RO</sub>	$R_L = 10 \text{ k}\Omega$	-2.5		2.5	V

## Envelope Delay Distortion With Frequency

D <sub>X</sub> A	Transmit Delay, Absolute	$f = 1600 \text{ Hz}$		290	315	$\mu\text{s}$
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>X</sub> A	$f = 500 \text{ Hz} - 600 \text{ Hz}$ $f = 600 \text{ Hz} - 800 \text{ Hz}$ $f = 800 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$		195 120 50 20 55 80 130	220 145 75 40 75 105 155	$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
D <sub>RA</sub>	Receive Delay, Absolute	$f = 1600 \text{ Hz}$		180	200	$\mu\text{s}$
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub>	$f = 500 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$	-40 -30	-25 -20 70 100 145	90 125 175	$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$

## Noise

N <sub>XC</sub>	Transmit Noise, C Message Weighted	F30S64 VF <sub>X</sub>  + = 0 V		12	15	dBrnC0
N <sub>XP</sub>	Transmit Noise, P Message Weighted	F30S67 VF <sub>X</sub>  + = 0 V		-74	-69 (Note 1)	dBrnOp
N <sub>RC</sub>	Receive Noise, C Message Weighted	F30S64 PCM Code Equals Alternating Positive and Negative Zero		8.0	11	dBrnC0
N <sub>RP</sub>	Receive Noise, P Message Weighted	F30S67 PCM Code Equals Positive Zero		-82	-79	dBrnOp
N <sub>RS</sub>	Noise, Single Frequency	$f = 0 \text{ kHz}$ to $100 \text{ kHz}$ , Loop Around Measurement, VF <sub>X</sub>  + = 0 Vrms			-53	dBrn0
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit	VF <sub>X</sub>  + = 0 Vrms, $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			dBc
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit	VF <sub>X</sub>  + = 0 Vrms, $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			dBc

# F30S64/F30S67

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			dBC dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			dBC dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz – 3400 Hz Input Applied to VF <sub>XI+</sub> , Measure Individual Image Signals at VF <sub>RO</sub> 4600 Hz – 7600 Hz 7600 Hz – 8400 Hz 8400 Hz – 100,000 Hz			-32 -40 -32	dB dB dB

## Distortion

STD <sub>X</sub> STD <sub>R</sub>	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC dBC
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF <sub>XI+</sub> = -4 dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz – 3400 Hz			-41	dB

## Crosstalk

CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	$f = 300 \text{ Hz} - 3400 \text{ Hz}$ $D_R = \text{Steady PCM Code}$		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	$f = 300 \text{ Hz} - 3400 \text{ Hz}$ , VF <sub>XI</sub> = 0 V		-90	-70 (Note 2)	dB

## F30S64/F30S67

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  
 $V_{BB} = -5.0 \text{ V} \pm 5\%$ , GND = 0 V,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm}_0$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
<b>Power Amplifiers</b>						
$V_{OL}$	Maximum 0 dBm <sub>0</sub> Level for Better than $\pm 0.1$ dB Linearity Over the Range $-10 \text{ dBm}_0$ to $+3 \text{ dBm}_0$	Balanced Load, $R_L$ Connected Between $VPO^+$ and $VPO^-$ $R_L = 600 \Omega$ $R_L = 1200 \Omega$ $R_L = 30 \text{ k}\Omega$	3.3			Vrms
S/D <sub>P</sub>	Signal/Distortion	$R_L = 600 \Omega$ , 0 dBm <sub>0</sub>	3.5	4.0		Vrms
			50			dB

### Notes

1. Measured by extrapolation from the distortion test result.
2.  $CT_{R,X}$  is measured with a  $-40 \text{ dBm}_0$  activating signal applied at  $VF_{Xl}^+$ .

### Encoding Format At D<sub>x</sub>

	F30S64 $\mu$ -Law	F30S67 A-Law (Includes Even Bit Inversion)
$V_{IN}$ (at GS <sub>X</sub> ) = + Full-Scale	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0
$V_{IN}$ (at GS <sub>X</sub> ) = 0 V	{ 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 }	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
$V_{IN}$ (at GS <sub>X</sub> ) = - Full-Scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0

### Applications Information


#### Power Supplies

While the pins of the F30S60 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu\text{F}$  supply decoupling capacitors should be connected from this common ground point to  $V_{CC}$  and  $V_{BB}$ .

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10  $\mu\text{F}$  capacitors.

**Figure 4 Typical Synchronous Application**



Note 1: Transmit gain =  $20 \times \log \left( \frac{R1 + R2}{R2} \right)$ ,  $(R1 + R2) \geq 10\text{k}\Omega$

Note 2: Receive gain =  $20 \times \log \left( \frac{2 \times R3}{R4} \right)$ ,  $R4 \geq 10\text{k}\Omega$

AD00010F

# F3054/F3057

## Monolithic Serial Interface

### CMOS CODEC/FILTER


Advanced Signal Processing Division

**Description**

The F3054, F3057 family consists of  $\mu$ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using Fairchild's advanced Double-Poly Silicon Gate CMOS process.

The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switched-capacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter rejects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed  $\mu$ -law or A-law PCM format. The receive portion of each device consists of an expanding decoder, which reconstructs the analog signal from the compressed  $\mu$ -law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Complete Codec and Filtering System Including:
  - Transmit High-Pass and Low-Pass Filtering
  - Receive Low-Pass Filter With Sin X/X Correction
  - Active RC Noise Filter
  - $\mu$ -Law or A-Law Compatible Coder and Decoder
  - Internal Precision Voltage Reference
  - Serial I/O Interface
  - Internal Auto-Zero Circuitry
- $\mu$ -Law, 16 Pin — F3054
- A-Law, 16 Pin — F3057
- Meets or Exceeds All D3/D4 and CCITT Specifications
- $\pm 5.0$  V Operation
- Low Operating Power — Typically 60 mW
- Power-Down Standby Mode — Typically 3.0 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

**Connection Diagram  
(Top View)**



CD01140F

**Order Information**

Device Code	Package Code	Package Description
F3054DC	FW	Ceramic DIP
F3057DC	FW	Ceramic DIP

# F3054/F3057

Figure 1 Block Diagram



BD00470F

## Pin Description

Pin No.	Name	Function
1	V <sub>BB</sub>	Negative power supply pin. V <sub>BB</sub> = -5 V ± 5%.
2	GND	Ground. All signals are referenced to this pin.
3	V <sub>FR</sub> O	Analog output of the receive filter.
4	V <sub>CC</sub>	Positive power supply pin. V <sub>CC</sub> = +5 V ± 5%.
5	FS <sub>R</sub>	Receive frame sync pulse which enables BCLK <sub>R</sub> to shift PCM data into D <sub>R</sub> . FS <sub>R</sub> is an 8 kHz pulse train. See Figures 2 and 3 for timing details.
6	D <sub>R</sub>	Receive data input. PCM data is shifted into D <sub>R</sub> following the FS <sub>R</sub> leading edge.
7	BCLK <sub>R</sub> /CLKSEL	The bit clock which shifts data into D <sub>R</sub> after FS <sub>R</sub> leading edge. May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>R</sub> . Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see Table 1).
8	MCLK <sub>R</sub> /PDN	Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. When MCLK <sub>R</sub> is connected continuously low, MCLK <sub>X</sub> is selected for all internal timing. When MCLK <sub>R</sub> is connected continuously high, the device is powered down.
9	MCLK <sub>X</sub>	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>R</sub> .
10	BCLK <sub>X</sub>	The bit clock which shifts out the PCM data on D <sub>X</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>X</sub> .
11	D <sub>X</sub>	The 3-state PCM data output which is enabled by FS <sub>X</sub> .
12	FS <sub>X</sub>	Transmit frame sync pulse input which enables BCLK <sub>X</sub> to shift out the PCM data on D <sub>X</sub> . FS <sub>X</sub> is an 8 kHz pulse train; see Figures 2 and 3 for timing details.
13	TS <sub>X</sub>	Open drain output which pulses low during the encoder time slot.
14	GS <sub>X</sub>	Analog output of the transmit input amplifier. Used to externally set gain.
15	VFXL-	Inverting input of the transmit input amplifier.
16	VFXI+	Non-inverting input of the transmit input amplifier.

## Functional Description

### Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D<sub>X</sub> and V<sub>FR</sub>O outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin and FS<sub>X</sub> and/or FS<sub>R</sub> pulses must be present. Thus, two power-down control modes are available. The first is to pull the MCLK<sub>R</sub>/PDN pin high; the second is to hold both FS<sub>X</sub> and FS<sub>R</sub> inputs continuously low — the device will power-down approximately 2 ms after the last FS<sub>X</sub> or FS<sub>R</sub> pulse. Power-up will occur on the first FS<sub>X</sub> or FS<sub>R</sub> pulse. The 3-state PCM data output, D<sub>X</sub>, will remain in the high impedance state until the second FS<sub>X</sub> pulse.

### Synchronous Operation

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK<sub>X</sub> and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK<sub>X</sub> and the BCLK<sub>R</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

## Functional Description (Cont.)

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BCLK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Each FS<sub>X</sub> pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D<sub>X</sub> output on the positive edge of BCLK<sub>X</sub>. After 8 bit clock periods, the 3-state D<sub>X</sub> output is returned to a high impedance state. With an FS<sub>R</sub> pulse, PCM data is latched via the D<sub>R</sub> input on the negative edge of BCLK<sub>X</sub> (or BCLK<sub>R</sub> if running). FS<sub>X</sub> and FS<sub>R</sub> must be synchronous with MCLK<sub>X/R</sub>.

**Table 1 Selection of Master Clock Frequencies**

BCLK <sub>R</sub> /CLKSEL	Master Clock Frequency Selected	
	F3057	F3054
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

## Asynchronous Operation

For asynchronous operation, separate transmit and receive clocks may be applied. MCLK<sub>X</sub> and MCLK<sub>R</sub> must be 2.048 MHz for the F3057, and 1.536 MHz or 1.544 MHz for the F3054 and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLK<sub>X</sub>, which is easily achieved by applying only static logic levels to the MCLK<sub>R</sub>/PDN pin. This will automatically connect MCLK<sub>X</sub> to all internal MCLK<sub>R</sub> functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS<sub>X</sub> starts each encoding cycle and must be synchronous with MCLK<sub>X</sub> and BCLK<sub>X</sub>. FS<sub>R</sub> starts each decoding cycle and must be synchronous with BCLK<sub>R</sub>, which must be a clock. The logic levels shown in Table 1 are not valid for asynchronous operation. BCLK<sub>X</sub> and BCLK<sub>R</sub> may operate from 64 kHz to 2.048 MHz.

## Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both

frame sync pulses, FS<sub>X</sub> and FS<sub>R</sub>, must be one bit clock period long, with timing relationships specified in Figure 2. With FS<sub>X</sub> high during a falling edge of BCLK<sub>X</sub>, the next rising edge of BCLK<sub>X</sub> enables the D<sub>X</sub> 3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D<sub>X</sub> output. With FS<sub>R</sub> high during a falling edge of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode), the next falling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

## Long Frame Sync Operation

To use the long frame sync mode, both the frame sync pulses, FS<sub>X</sub> and FS<sub>R</sub>, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS<sub>X</sub>, the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D<sub>X</sub> 3-state output buffer is enabled with the rising edge of FS<sub>X</sub> or the rising edge of BCLK<sub>X</sub>, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK<sub>X</sub> rising edges clock out the remaining seven bits. The D<sub>X</sub> output is disabled by the falling BCLK<sub>X</sub> edge following the eighth rising edge, or by FS<sub>X</sub> going low, whichever comes later. A rising edge on the receive frame sync pulse, FS<sub>R</sub>, will cause the PCM data at D<sub>R</sub> to be latched in on the next eight falling edge of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

## Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of compressing type according to μ-law (F3054) or A-law (F3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload ( $t_{MAX}$ ) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS<sub>X</sub> frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D<sub>X</sub> at the next FS<sub>X</sub> pulse. The total encoding delay will be approximately 165 μs (due to the transmit filter) plus 125 μs (due to encoding delay), which total 290 μs.

# F3054/F3057

Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

## Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F3057) or μ-law (F3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a power amplifier capable of

driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS<sub>R</sub>, the data at the D<sub>R</sub> input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μs later the decoder DAC output is updated. The total decoder delay is ~10 μs (decoder update) plus 110 μs (filter delay) plus 62.5 μs (½ frame), which gives approximately 180 μs.

## Absolute Maximum Ratings

V <sub>CC</sub> to GND	7.0 V	Voltage at any Digital Input or Output	V <sub>CC</sub> + 0.3 V to GND - 0.3 V
V <sub>SS</sub> to GND	-7.0 V		
Voltage at any Analog Input or Output	V <sub>CC</sub> + 0.3 V to V <sub>SS</sub> - 0.3 V	Operating Temperature Range	-25°C to +125°C
		Storage Temperature Range	-65°C to +150°C
		Lead Temperature (Soldering, 10 seconds)	300°C

**Electrical Characteristics** Unless otherwise noted: V<sub>CC</sub> = 5.0 V ± 5%, V<sub>BB</sub> = -5.0 V ± 5%, GND = 0 V, T<sub>A</sub> = 0°C to 70°C; typical characteristics specified at V<sub>CC</sub> = 5.0 V, V<sub>BB</sub> = -5.0 V, T<sub>A</sub> = 25°C; all signals are referenced to GND.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
<b>Operating Current</b>						
I <sub>CC0</sub>	Power-Down Current			0.5	1.5	mA
I <sub>BB0</sub>	Power-Down Current			0.05	0.3	mA
I <sub>CC1</sub>	Active Current			6.0	9.0	mA
I <sub>BB1</sub>	Active Current			6.0	9.0	mA

## Digital Interface

V <sub>IL</sub>	Input Low Voltage				0.6	V
V <sub>IH</sub>	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	D <sub>X</sub> , I <sub>L</sub> = 3.2 mA T <sub>SX</sub> , I <sub>L</sub> = 3.2 mA, Open Drain			0.4	V
V <sub>OH</sub>	Output High Voltage	D <sub>X</sub> , I <sub>H</sub> = -3.2 mA	2.4			V
I <sub>IL</sub>	Input Low Current	GND ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> , All Digital Inputs	-10		10	μA
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>OZ</sub>	Output Current in High Impedance State	D <sub>X</sub> , GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10		10	μA

## Analog Interface With Transmit Input Amplifier

I <sub>XA</sub>	Input Leakage Current	-2.5 V ≤ V ≤ +2.5 V, VF <sub>X</sub> I + or VF <sub>X</sub> I -	-200		200	nA
R <sub>XA</sub>	Input Resistance	-2.5 V ≤ V ≤ +2.5 V, VF <sub>X</sub> I + or VF <sub>X</sub> I -	10			MΩ
R <sub>OXA</sub>	Output Resistance	Closed Loop, Unity Gain		1.0	3.0	Ω

**Electrical Characteristics** (Cont.) Unless otherwise noted:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all signals are referenced to GND.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
$R_{LXA}$	Load Resistance	$GS_X$	10			$\text{k}\Omega$
$C_{LXA}$	Load Capacitance	$GS_X$			50	$\text{pF}$
$V_{OXA}$	Output Dynamic Range	$GS_X, R_L \geq 10 \text{ k}\Omega$	$\pm 2.8$			$\text{V}$
$A_{VXA}$	Voltage Gain	$VF_X I + \text{ to } GS_X$	5000			$\text{V/V}$
$F_{UXA}$	Unity Gain Bandwidth		1.0	2.0		$\text{MHz}$
$V_{OSXA}$	Offset Voltage		-20		20	$\text{mV}$
$V_{CMXA}$	Common-Mode Voltage		-2.5		2.5	$\text{V}$
$CMRRXA$	Common-Mode Rejection Ratio		60			$\text{dB}$
$PSRRXA$	Power Supply Rejection Ratio		60			$\text{dB}$

### Analog Interface With Receive Amplifier Output

$R_{ORF}$	Output Resistance	Pin VF <sub>RO</sub>		1.0	3.0	$\Omega$
$R_{LRF}$	Load Resistance	$VF_{RO} = \pm 2.5 \text{ V}$	600			$\Omega$
$C_{LRF}$	Load Capacitance				500	$\text{pF}$
$V_{OSRO}$	Output DC Offset Voltage		-200		200	$\text{mV}$

### Timing Specifications

$t_{tPM}$	Frequency of Master Clocks	Depends on the Device Used and the $BCLK_R/CLKSEL$ Pin $MCLK_X$ and $MCLK_R$		1.536 1.544 2.048		MHz MHz MHz
$t_{WMH}$	Width of Master Clock High	$MCLK_X$ and $MCLK_R$	160			ns
$t_{WML}$	Width of Master Clock Low	$MCLK_X$ and $MCLK_R$	160			ns
$t_{RM}$	Rise Time of Master Clock	$MCLK_X$ and $MCLK_R$			50	ns
$t_{FM}$	Fall Time of Master Clock	$MCLK_X$ and $MCLK_R$			50	ns
$t_{TSBFM}$	Set-Up Time from $BCLK_X$ High (and $FS_X$ in Long Frame Sync Mode) to $MCLK_X$ Falling Edge	First Bit Clock after the Leading Edge of $FS_X$	100			ns
$t_{PB}$	Period of Bit Clock		485	488	15,725	ns
$t_{WBH}$	Width of Bit Clock High	$V_{IH} = 2.2 \text{ V}$	160			ns
$t_{WBL}$	Width of Bit Clock Low	$V_{IL} = 0.6 \text{ V}$	160			ns
$t_{RB}$	Rise Time of Bit Clock	$t_{PS} = 488 \text{ ns}$			50	ns
$t_{FB}$	Fall Time of Bit Clock	$t_{PB} = 488 \text{ ns}$			50	ns
$t_{HBF}$	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
$t_{HOLD}$	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns

# F3054/F3057


**Electrical Characteristics** (Cont.) Unless otherwise noted:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all signals are referenced to GND.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
$t_{SF_B}$	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			ns
$t_{DBD}$	Delay Time from $BCLK_X$ High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
$t_{XDP}$	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
$t_{DZC}$	Delay Time from $BCLK_X$ Low to Data Output Disabled		50		165	ns
$t_{DZF}$	Delay Time to Valid Data from $FS_X$ or $BCLK_X$ , Whichever Comes Later	$C_L = 0 \text{ pF}$ to 150 pF	20		165	ns
$t_{SDB}$	Set-Up Time from $D_R$ Valid to $BCLK_{R/X}$ Low		50			ns
$t_{HBD}$	Hold Time from $BCLK_{R/X}$ Low to $D_R$ Invalid		50			ns
$t_{SF}$	Set-Up time from $FS_{X/R}$ to $BCLK_{X/R}$ Low	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long)(Note 1)	50			ns
$t_{HF}$	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long)(Note 1)	100			ns
$t_{HBF1}$	Hold Time from 3rd Period of Bit Clock Low to Frame Sync ( $FS_X$ or $FS_R$ )	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns
$t_{WFL}$	Minimum Width of the Frame Sync Pulse (Low Level)	64K Bit/s Operating Mode	160			ns

**Note**


1. For short frame sync timing,  $FS_X$  and  $FS_R$  must go high while their respective bit clocks are high.

**Figure 2 Timing Diagram Short Frame Sync Timing**



WF00540F

**Figure 3 Timing Diagram Long Frame Sync Timing**



WF00550F

**Transmission Characteristics** Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
<b>Amplitude Response</b>						
	Absolute Levels	Nominal 0 dBm0 Level is 4.0 dBm (600 $\Omega$ ) 0 dBm0 F3054 F3057		1.2276 1.2276		Vrms Vrms
$t_{MAX}$		Max Overload Level F3054 (3.17 dBm0) F3057 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>
$G_{XA}$	Transmit Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input at $GS_x = 0 \text{ dBm0}$ at 1020 Hz	-0.15		0.15	dB
$G_{XR}$	Transmit Gain, Relative to $G_{XA}$	$f = 16 \text{ Hz}$ $f = 50 \text{ Hz}$ $f = 60 \text{ Hz}$ $f = 200 \text{ Hz}$ $f = 300 \text{ Hz} - 3000 \text{ Hz}$ $f = 3300 \text{ Hz}$ $f = 3400 \text{ Hz}$ $f = 4000 \text{ Hz}$ $f = 4600 \text{ Hz and Up, Measure Response from 0 Hz to 4000 Hz}$		-1.8 -0.15 -0.35 -0.7	-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB
$G_{XAT}$	Absolute Transmit Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$		$\pm 0.1$	dB	
$G_{XAV}$	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$		$\pm 0.05$	dB	
$G_{XRL}$	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 $VF_xl+ = -40 \text{ dBm0}$ to $+3 \text{ dBm0}$ $VF_xl+ = -50 \text{ dBm0}$ to $-40 \text{ dBm0}$ $VF_xl+ = -55 \text{ dBm0}$ to $-50 \text{ dBm0}$	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
$G_{RA}$	Receive Gain, Absolute	$T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , $V_{BB} = -5 \text{ V}$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
$G_{RR}$	Receive Gain, Relative to $G_{RA}$	$f = 0 \text{ Hz}$ to $3000 \text{ Hz}$ $f = 3300 \text{ Hz}$ $f = 3400 \text{ Hz}$ $f = 4000 \text{ Hz}$	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
$G_{RAT}$	Absolute Receive Gain Variation with Temperature	$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$		$\pm 0.1$	dB	
$G_{RAV}$	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%$ , $V_{BB} = -5 \text{ V} \pm 5\%$		$\pm 0.05$	dB	

# F3054/F3057

**Transmission Characteristics (Cont.)** Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
$G_{RRL}$	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded -10 dBm0 Signal PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB
$V_{RO}$	Receive Output Drive Level	$R_L = 600 \Omega$	-2.5		2.5	V

## Envelope Delay Distortion With Frequency

$D_{XA}$	Transmit Delay, Absolute	$f = 1600 \text{ Hz}$		290	315	$\mu\text{s}$
$D_{XR}$	Transmit Delay, Relative to $D_{XA}$	$f = 500 \text{ Hz} - 600 \text{ Hz}$ $f = 600 \text{ Hz} - 800 \text{ Hz}$ $f = 800 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$		195 120 50 20 55 80 130	220 145 75 40 75 105 155	$\mu\text{s}$
$D_{RA}$	Receive Delay, Absolute	$f = 1600 \text{ Hz}$		180	200	$\mu\text{s}$
$D_{RR}$	Receive Delay, Relative to $D_{RA}$	$f = 500 \text{ Hz} - 1000 \text{ Hz}$ $f = 1000 \text{ Hz} - 1600 \text{ Hz}$ $f = 1600 \text{ Hz} - 2600 \text{ Hz}$ $f = 2600 \text{ Hz} - 2800 \text{ Hz}$ $f = 2800 \text{ Hz} - 3000 \text{ Hz}$	-40 -30	-25 -20 70 100 145	90 125 175	$\mu\text{s}$

## Noise

$N_{XC}$	Transmit Noise, C Message Weighted	$F3054 \text{ VF}_{xI+} = 0 \text{ V}$		12	15	$\text{dBrnCo}$
$N_{XP}$	Transmit Noise, P Message Weighted	$F3057 \text{ VF}_{xI+} = 0 \text{ V}$		-74	-69 (Note 1)	$\text{dBm0p}$
$N_{RC}$	Receive Noise, C Message Weighted	$F3054 \text{ PCM Code Equals Alternating Positive and Negative Zero}$		8.0	11	$\text{dBrnCo}$
$N_{RP}$	Receive Noise, P Message Weighted	$F3057 \text{ PCM Code Equals Positive Zero}$		-82	-79	$\text{dBm0p}$
$N_{RS}$	Noise, Single Frequency	$f = 0 \text{ kHz} \text{ to } 100 \text{ kHz}$ , Loop Around Measurement, $\text{VF}_{xI+} = 0 \text{ Vrms}$			-53	$\text{dBm0}$
$PPSR_X$	Positive Power Supply Rejection, Transmit	$\text{VF}_{xI+} = 0 \text{ Vrms}$ $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			$\text{dBc}$
$NPSR_X$	Negative Power Supply Rejection, Transmit	$\text{VF}_{xI+} = 0 \text{ Vms}$ , $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ kHz} - 50 \text{ kHz}$	40			$\text{dBc}$

# F3054/F3057

**Transmission Characteristics** (Cont.) Unless otherwise specified:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ,  $f = 1.02 \text{ kHz}$ ,  $V_{IN} = 0 \text{ dBm0}$ , transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			dB dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			dB dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz - 3400 Hz Input Applied to $VF_xI^+$ , Measure Individual Image Signals at $VF_R O$ 4600 Hz - 7600 Hz 7600 Hz - 8400 Hz 8400 Hz - 100,000 Hz			-32 -40 -32	dB dB dB
<b>Distortion</b>						
STD <sub>X</sub> STD <sub>R</sub>	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dB dB dB dB dB dB
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, $VF_xI^+ = -4 \text{ dBm0}$ to $-21 \text{ dBm0}$ , Two Frequencies in the Range 300 Hz - 3400 Hz			-41	dB
<b>Crosstalk</b>						
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	$f = 300 \text{ Hz} - 3400 \text{ Hz}$ $D_R = \text{Steady PCM Code}$		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	$f = 300 \text{ Hz} - 3400 \text{ Hz}$ , $VF_xI = 0 \text{ V}$		-90	-70 (Note 2)	dB

## Notes

1. Measured by extrapolation from the distortion test result.
2. CT<sub>R-X</sub> is measured with a -40 dBm0 activating signal applied at  $VF_xI^+$ .

## Encoding Format At Dx

	F3054 $\mu$ -Law	F3057 A-Law (Includes Even Bit Inversion)
V <sub>IN</sub> (at GS <sub>X</sub> ) = +Full-Scale	1 0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0
V <sub>IN</sub> (at GS <sub>X</sub> ) = 0 V	{ 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
V <sub>IN</sub> (at GS <sub>X</sub> ) = -Full-Scale	0 0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0

## Applications Information

### Power Supplies

While the pins of the F3054 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu$ F supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub>.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V<sub>CC</sub> and V<sub>BB</sub> with 10  $\mu$ F capacitors.

### Receive Gain Adjustment

For applications where a F3054 family CODEC/FILTER receive output must drive a 600  $\Omega$  load, but a peak swing lower than  $\pm 2.5$  V is required, the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$ -pad at the output. Table II lists the required resistor values for 600  $\Omega$  terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600  $\Omega$  is obtained if the output impedance of the attenuator is in the range 282  $\Omega$  to 319  $\Omega$  (assuming a perfect transformer).

### T-Pad Attenuator



$$R1 = Z1 \left( \frac{N^2+1}{N^2-1} \right) - 2\sqrt{Z1, Z2} \left( \frac{N}{N^2-1} \right)$$

$$R2 = 2\sqrt{Z1, Z2} \left( \frac{N}{N^2-1} \right)$$

Where  $N = \sqrt{\frac{\text{POWER IN}}{\text{POWER OUT}}}$

and

$$S = \sqrt{\frac{Z1}{Z2}}$$


$$\text{Also: } Z = \sqrt{Z_{SC} \cdot Z_{OC}}$$

Where  $Z_{SC}$  = Impedance with short circuit termination

and  $Z_{OC}$  = Impedance with open circuit termination

CD01150F

### $\pi$ -Pad Attenuator



$$R3 = \sqrt{\frac{Z1, Z2}{2}} \left( \frac{N^2-1}{N} \right)$$


$$R4 = Z1 \left( \frac{N^2-1}{N^2-2NS+1} \right)$$

CD01160F

**Applications Information (Cont.)**

**Table II Attenuator Tables for  $Z_1 = Z_2 = 300 \Omega$**   
 (All Values in  $\Omega$ )

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	6.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	179	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

**Figure 4 Typical Synchronous Application**

Note 1: XMIT gain =  $20 \times \log \left( \frac{R1 + R2}{R2} \right)$ ;  $(R1 + R2) > 10 \text{ k}\Omega$

AD00030F

# $\mu$ AV22

## 1200 bps

### Full Duplex Modem

Advance Information May 1986

Advanced Signal Processing Division

**Description**

The  $\mu$ AV22 1200 bps full duplex modes I.C. is fabricated in Fairchild's advanced Double-Poly Silicon-Gate CMOS process. The monolithic I.C. performs all the signal processing functions required of a CCITT V.22, alternative B compatible modem. Handshaking protocols, dialing control and mode control functions can be handled by a general purpose, single chip  $\mu$ C. The  $\mu$ AV22,  $\mu$ C and several components to perform the telephone line interface and control provide a high performance, cost effective and ultra-low power solution for V.22-compatible modem designs.


The modem chip performs the modulation, demodulation, filtering and certain control and self-test functions required for a CCITT V.22-compatible modem, as well as additional enhancements. Both 550 Hz and 1800 Hz guard tones and notch filters and DTMF tone generator are on-chip. Switched-capacitor filters provide channel isolation, spectral shaping and fixed compromise equalization. A novel switched-capacitor modulator and a digital coherent de-modulator provide 1200 DPSK operation.

The receive filter and energy detector may be configured for call progress tone detection (dialtone, busy, ringback, voice) providing the front end for a smart dialer.

- Functions as a CCITT V.22-compatible modem
- Interfaces to Single Chip  $\mu$ C Which Handles Handshaking Protocols and Mode Control Functions
- DTMF Tone Generation and Call Progress Tone Detection for Smart Dialer Applications
- 1300 Hz Calling Tone Generator On Chip
- Pin and function compatible with the  $\mu$ A212A
- On Chip Oscillator Uses 3.6864 MHz Crystal
- Few External Components Required
- Operates from +5 and -5 Volt Supplies
- Low Operating Power: 35 mW Typical
- 550 Hz and 1200 Hz guard tones and notch filters are on-chip

**Absolute Maximum Ratings**

$V_{DD}$ to DGND or AGND	7.0 V
$V_{SS}$ to DGND or AGND	-7.0 V
Voltage at any Input	$V_{DD} + 0.3$ to $V_{SS} - 0.3$ V
Voltage at any Digital Output	$V_{DD} + 0.3$ V to DGND -0.3V
Voltage at any Analog Output	$V_{DD} + 0.3$ V to $V_{SS} - 0.3$ V
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 seconds)	300°C

**Connection Diagram****28-Lead Dip  
(Top View)**

CD02190F

**Order Information**

Device Code	Package Code	Package Description
$\mu$ AV22DC	FM	Ceramic DIP
$\mu$ AV22PC	*	Molded DIP
$\mu$ AV22QC	*	Molded Surface Mount

\*Consult Factory

# $\mu$ A212A • $\mu$ A212AT

## 1200/300 bps

## Full Duplex Modem

Advanced Signal Processing Division


**Description**

The  $\mu$ A212A and the  $\mu$ A212AT 1200 bps modem circuits are fabricated in Fairchild's advanced Double-Poly Silicon-Gate CMOS process. Either monolithic chip performs all signal processing functions required for a Bell 212A/103 compatible modem. Dialing, handshaking protocols, and mode control functions can be provided by a general purpose single-chip  $\mu$ C. The  $\mu$ A212A or  $\mu$ A212AT and  $\mu$ C; along with several components to handle the control and telephone line interfaces, provide a high performance, cost-effective solution for an intelligent Bell 212A-compatible modem design.

Either modem chip performs the modulation, demodulation, filtering and certain control and self-test functions required for a Bell 212A-compatible modem, as well as additional functional enhancements. Switched capacitor filters provide channel isolation, spectral shaping and fixed compromise equalization for both high and low speed modes.

A novel switched-capacitor modulator and a digital coherent demodulator provide 1200 bps QPSK operation while a separate digital FSK modulator and demodulator handle the 0-300 bps requirement. The  $\mu$ A212AT includes an integral DTMF tone generator on-chip. The  $\mu$ A212A without DTMF generator, is cost optimal for answer-only applications or if an external dialer is present. The  $\mu$ A212A and  $\mu$ A212AT are otherwise pin and firmware compatible. Existing  $\mu$ A212A applications can be easily upgraded to the  $\mu$ A212AT with minor software changes (see technical bulletin M-1 appended.) The receive filter and energy detector may be configured for call progress tone detection (dial-tone, busy, ringback, voice), providing the front end for a smart dialer on either the  $\mu$ A212A or  $\mu$ A212AT.

- Functions as 212A and 103 Compatible Modem
- Performs all Signal Processing Functions
- Interfaces to Single Chip  $\mu$ C Which Handles Handshaking Protocols and Mode Control Functions
- DTMF Tone Generation ( $\mu$ A212AT)
- $\mu$ A212A is Pin and Firmware Compatible with the  $\mu$ A212AT for Easy Upgrade
- Call Progress Tone Detection for Smart Dialer Applications
- On Chip Oscillator Uses Standard 3.6864 MHz Crystal
- Few External Components Required
- Industrial Temperature Range Option (-40°C to +85°C)
- Operates from +5 and -5 Volt Supplies
- Low Operating Power: 35 mW Typical
- 28-Lead Ceramic DIP, 28-Lead Plastic DIP, and 28-Lead Surface Mount Packages
- A  $\mu$ A212A Designer's Kit Is Available

**Connection Diagram****28-Lead Dip  
(Top View)**

CD02190F

11

**Order Information**

Temperature		
Type	Range	Code Package
$\mu$ A212ATDC	0 to +70°C	FM 28-Lead Ceramic DIP
$\mu$ A212ATDV	-40°C to +85°C	FM 28-Lead Ceramic DIP
$\mu$ A212ATPC	0 to +70°C	* 28-Lead Molded DIP
$\mu$ A212ATQC	0 to +70°C	* 28-Lead Molded Surface Mount
$\mu$ A212ADC	0 to +70°C	FM 28-Lead Ceramic DIP
$\mu$ A212ADV	-40°C to +85°C	FM 28-Lead Ceramic DIP
$\mu$ A212APC	0 to +70°C	* 28-Lead Molded DIP

\*Consult Factory

**Absolute Maximum Ratings**

$V_{DD}$ to DGND or AGND	7.0 V
$V_{SS}$ to DGND or AGND	-7.0 V
Voltage at any Input	$V_{DD} + 0.3$ to $V_{SS} - 0.3$ V
Voltage at any Digital Output	$V_{DD} + 0.3$ V to DGND -0.3 V
Voltage at any Analog Output	$V_{DD} + 0.3$ V to $V_{SS} - 0.3$ V
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 s)	300°C

## $\mu$ A212A • $\mu$ A212AT

<b>Pin No.</b>	<b>Pin Description</b>	<b>Pin No.</b>	<b>Pin Description</b>
28	V <sub>DD</sub> Positive power supply V <sub>DD</sub> = +5 V	21	MOD1 Selects character length (ASYNC) or TX clock (SYNC). In ASYNC mode, selects 8, 9, 10 or 11 bit character length; in SYNC mode, selects internal, external or recovered RCV clock as XMTR data clock source. Active only if HS = 1. (See Table 1) (Note)
26	AGND Analog Ground	20	MOD2
18	DGND Digital Ground		
27	V <sub>SS</sub> Negative power supply V <sub>SS</sub> = -5 V		
3	RXIN Line signal to modem. From active or passive Hybrid output.	10	$\overline{\text{TXD}}$ XMIT Data. Serial data from host. Disconnected when in digital loop.
25	TXO Line signal from modem. To active or passive Hybrid input.	14	$\overline{\text{RXD}}$ RCVD Data. Serial data to host, internally clamped to mark (= 1) when modem is in digital loop or EDET is inactive (= 1).
24	O/A Orig/answer Mode Select. Assigns channels to XMTRS/RCVRS. 1 = Originate mode, 0 = Answer mode. (Note)	22	SCT Serial Clock Transmit. 1200 Hz clock providing XMTR timing in SYNC mode. SCT source (INT., EXT., SLAVE) selected by MOD1, MOD2 pins. $\overline{\text{TXD}}$ changes on negative edge, sampled on positive edge. Internal clock provided in ASYNC mode.
23	$\overline{\text{TXSQ}}$ Squelch XMTRS in date mode. 0 = Both XMTRS off; 1 = turns on XMTR selected by HS pin. $\mu$ A212AT: In dialer mode, 0 = DTMF generator OFF/call progress detection. 1 = DTMF generator ON. $\mu$ A212A: In dialer mode call progress detection only. $\overline{\text{TXSQ}}$ must be set to 0.	5	ETC External Transmit Clock. 1200 Hz external clock providing XMTR timing in SYNC mode, selected by MOD1, MOD2 pins. $\overline{\text{TXD}}$ changes on negative edge, sampled on positive edge. Provided on SCT pin if selected.
9	SCRM Scrambler. "0" disables scrambler and descrambler for testing purposes.	13	SCR Serial Clock Receive. In SYNC mode, 1200 Hz bit clock recovered from RCVD signal. May be pin-selected (MOD1, MOD2) as local transmit clock (SLAVE mode); provided on SCT pin if selected. $\overline{\text{RXD}}$ changes on negative edge, sampled on positive edge. Undefined in ASYNC mode.
12	XTL1 Frequency control. 3.6864 MHz		
11	XTL2 XTAL oscillator, operating parallel mode. Provides timing, sample clocks and L.O.'s.	7	EDET Energy Detect. In data mode, $\overline{\text{EDET}} = 0$ if valid signal above threshold is present for $155 \pm 50$ ms, $\overline{\text{EDET}} = 1$ if signal below threshold for $> 17 \pm 7$ ms. In dialer mode, follows on/off variations of call-progress tones, when $\overline{\text{TXSQ}} = 0$
8	HS Selects modem speed. 1 selects 1200 bps. 0 selects 300 bps. (Note)		
6	SYNC Selects CHAR ASYNC or BIT SYNC mode. 1 = ASYNC mode: enables XMIT & RCV buffers, sets character length according to MOD1, MOD2 pins. 0 = SYNC mode: disables buffers, selects TX clock source according to MOD1, MOD2 pins. Active only if HS = 1.		

**Note**

For  $\mu$ A212AT in dialer mode, O/A, HS, MOD1 and MOD2 select the DTMF to be generated (see Table 2).

<b>Pin No.</b>	<b>Pin Description</b>
15	RLST Remote Loop Status, used in RDL mode. Responding modem: sets $\overline{RLST} = 0$ upon receipt of unscrambled mark for 154 – 231 ms. initiating modem: asserts $\overline{RLST} = 0$ upon receipt of scrambled mark for 231 – 308 ms. (See Table 3).
1	SLIM Soft Limiter Output. Connect external 0.033 $\mu$ F capacitor here.
2	LIM Comparator input. Connected external 0.033 $\mu$ F capacitor here.
4	DOT If HS = 1, forces a 1200 bps dotting pattern on the transmit path, for use when programming the 212AT high speed self-test mode. Both RCV and XMIT paths are in $\overline{SYNC}$ mode during dotting transmission, overriding the setting of $\overline{SYNC}$ , and of HSK1, HSK2. If HS = 0, $\overline{DOT}$ forces a 155 bps dotting pattern for use in lowspeed self-test mode. 1 = Normal Path, 0 = Dotting.
19	TEST
16	HSK1,
17	HSK2 When the TEST pin is inactive (high), HSK1 and HSK2 select one of four transmit conditions, for use when programming the Handshake sequences. (See Table 1). When TEST is active (low), the HSK1 and HSK2 pins select one of three test conditions, or, alternatively, the dialer mode used for call progress tone detection and DTMF tone generation, $\mu$ A212AT only.

### **Functional Description\***

Refer to Figure 1.

#### **Transmitter**

The transmitter consists of high-speed and low-speed modulators, a transmit buffer and scrambler, and a transmit filter and line driver. In high-speed asynchronous mode, transmit data from the Data Terminal Equipment enters the transmit buffer, which synchronizes the data to the internal 1200 bps clock. Data which is underspeed relative to 1200 bps periodically has the last stop bit sampled twice resulting in an added stop bit. Similarly, overspeed input data periodically has unsampled—and therefore deleted—stop bits. The MOD1 and MOD2 pins choose 8, 9, 10 or 11 bit character lengths. In synchronous mode the transmit buffer is disabled. The transmitter clock source may be chosen

by MOD1 and MOD2 internal, external or derived from the recovered received data. A scrambler precedes encoding to ensure that the line spectrum is sufficiently distributed to avoid interference with the in-band supervisory single-frequency signaling system employed in most Bell System toll trunks. The randomized spectrum also facilitates timing recovery in the receiver. The scrambler is characterized by the following recursive equation:

$$Y_i = X_i \oplus Y_{i-14} \oplus Y_{i-17}$$

where  $X_i$  is the scrambler input bit at time  $i$ .  $Y_i$  is the scrambler output bit at time  $i$  and  $\oplus$  denotes the XOR operation.

212A-type modems achieve full-duplex 1200 bps operation by encoding transmitted data by bit-pairs (dibits), thereby halving the apparent data rate. The resultant reduced spectral width allows both frequency channels to coexist in a limited bandwidth telephone channel with practical levels of filtering. The four unique dibits thus obtained are gray-coded and differentially phase modulated onto a carrier at either 1200 Hz (originate mode) or 2400 Hz (answer mode). Each dibit is encoded as a phase change relative to the phase of the preceding signal dibit element:

Dibit	Phase Shift (deg)
00	+90
01	0
11	-90
10	180

At the receiver, the dibits are decoded and the bits are reassembled in the correct sequence. The left-hand digit of the dibit is the one occurring first in the data stream as it enters the modulator after the scrambler. The lowspeed transmitter generates phase-coherent FSK using one of two programmable tone generators. Answer mode mark (2225 Hz) is also utilized as answer tone in both low and high speed operation.

In Dialer mode, both tone generators are employed to generate DTMF tone pairs. The summed modulator outputs drive a lowpass filter which serves as a fixed compromise amplitude and delay equalizer for the phone line and reduces output harmonic energy well below maximum specified levels. The filter output drives an output buffer amplifier with low output impedance. The buffer provides 700 mVrms in data mode, for a nominal -9 dBm level at the line, assuming 2 dB loss in the data access arrangement.

\*For additional information contact sales office for Applications Note ASP-1  
"Theory of Operation —  $\mu$ A212A" and Technical Bulletins M1, M3 & M4.

### DTMF Tone Generation

The  $\mu$ A212AT includes on-chip DTMF generation, using two programmable tone generators. Dialer mode must be selected on TEST, HSK1 and HSK2 for DTMF dialing. The O/A, HS, MOD1 and MOD2 pins are used to select the required digit according to the encoding scheme shown in Table 2, and the tones are turned on and off by the logic level on TXSQ. The generated tones meet the applicable CCITT and EIA requirement for tone dialing. DTMF output levels are 1.0 Vrms (low group) and 1.25 Vrms (high group).

### Receiver

The received signal from the line-connection circuitry passes through a lowpass filter which performs anti-aliasing and compromise amplitude and delay equalization of the incoming signal. Depending upon mode selection (originate/answer) the following mixer either passes or down converts the signal to the 1200 Hz bandpass filter. In analog loopback mode, the receiver originate and answer mode assignments are inverted, which forces the receiver to operate in the transmitter frequency band. The 1200 Hz bandpass filter passes the desired received signal while attenuating the adjacent transmitted signal component reflected from the line (talker echo). The chosen passband shape converts the spectrum of the received high-speed signal to 100% raised cosine to minimize intersymbol interference in the recovered data. Following the filter is a soft limiter and a signal energy detector. An external capacitor is used to eliminate offset between the soft limiter output and the following limiter.

The energy detector provides a digital indication that energy is present within the filter passband at a level above a preset threshold. Approximately 3 dB of hysteresis is provided between on and off levels to stabilize the detector output. In dialer mode, the detector output is used to provide logic level indication of the presence of call progress tones.

The limiter output drives the QPSK demodulator and the carrier and clock recovery phase-locked loops. The low speed FSK demodulator shares part of the clock recovery loop. The QPSK demodulator and carrier loop form a digital coherent detector. This technique offers a 2 dB advantage in error performance compared to a differential demodulator. The demodulator output are in-phase (I) and quadrature (Q) binary signals which together represent the recovered bit stream. The bit decoder circuit utilizes the recovered clock signal to convert this bit stream to serial data at 1200 bps.

The recovered bit stream is then descrambled, using the inverse of the transmit scrambler algorithm. In synchronous

mode the descrambler output is identically the received data, while in asynchronous mode the descrambler output stream is selectively processed by the receive buffer. Underspeed data presented to the transmitting modem passes essentially unchanged through the receive buffer. Overspeed data, which had stop bits deleted at the transmitter, has those stop bits reinserted by the receive buffer. (Generally, stop bit lengths will be elastic). The receive buffer output is then presented to the receive data pin (RXD) at a nominal intracharacter rate of 1219.05 bps.

### Master Clock/Oscillator/Divider Chain

The  $\mu$ A212A or  $\mu$ A212AT may be controlled by either a quartz crystal operating in parallel mode or by an external signal source at 3.6864 MHz. The crystal should be connected between XTL1 and XTL2 pins, with a 30 pF capacitor from each pin to digital ground (see Figure 1). Crystal requirements;  $R_s < 150$  ohms,  $C_L = 18$  pF, parallel mode, tolerance (accuracy, temp, aging) less than  $\pm 75$  ppm. An external TTL drive may be applied to the XTL2 pin, with XTL1 grounded. Internal divider chains provide the timing signals required for modulation, demodulation, filtering, buffering, encoding/decoding, energy detection and remote digital loopback. Timing for line connect and disconnect sequences (handshaking) derives from the host controller, ensuring maximum applications flexibility.


### Control Considerations

The host controller, whether a dedicated microcontroller or a digital interface, controls the  $\mu$ A212A or  $\mu$ A212AT as well as the line connect circuit and other IC's. On-chip timing and logic circuitry has been specifically designed to simplify the development of control firmware.

### Operating and Test Modes

Table 1 indicates the operating and test modes defined by the eight control pins. The  $\mu$ A212A and  $\mu$ A212AT (together with the host controller) supports analog loopback, and local and remote digital loopback modes. Analog loopback forces the receiver to the transmitter channel. The controller forces the line control circuit on-hook but continues to monitor the ring indicator. This mode is available for low-speed, highspeed synchronous and highspeed asynchronous operation. In local digital loop, the modem I.C. isolates the interface, slaves the transmit clock to SCR (high-speed mode), and loops received data back to the transmitter. In remote digital loop, local digital loop is initiated in the far-end modem by request of the near-end modem, if the far-end modem is so enabled. The  $\mu$ A212A and  $\mu$ A212AT includes the handshake sequences required for this mode; the controller merely monitors RLST and controls remote loopback according to Table 3. Remote loop is only available in high-speed mode.

Figure 1 Block Diagram



1-107

\*μA212AT only

BD00520F

<b>Answer Tone</b>	In this mode, 2225 Hz answer tone is transmitted provided <u>TXSQ</u> is inactive high (= 1). Receive speed is selected as normal with the HS pin. This permits the speed of the originating modem to be determined while answer tone is continuously transmitted.
<b>Force Continuous Mark</b>	Disconnects <u>TXD</u> pin from the transmitter and forces the signal internally to a mark (logic 1).
<b>Force Continuous Space</b>	Disconnects <u>TXD</u> pin from the transmitter and forces the signal internally to a space (logic 0).
<b>Analog Loop</b>	Receiver is forced to the transmitter channel. With modem on-hook (disconnected from line) signal from TXO is reflected through hybrid to RXIN.
<b>Local Digital Loop</b>	Internally connects <u>RXD</u> to <u>TXD</u> and SCR to SCT. Transmitted data ( <u>TXD</u> ) and clock (ETC) are ignored. SCR and SCT are provided. <u>RXD</u> is forced to 1.
<b>Remote Digital Loop</b>	Initiating modem: If RDL is initiated ( <u>TEST</u> = 0, HSK1 = 1, HSK2 = 0), <u>TXD</u> is isolated, <u>RXD</u> is clamped to a 1 and unscrambled mark is transmitted. When high speed scrambled dotting pattern is detected, scrambled mark is transmitted. At this point, upon receipt of scrambled mark, <u>RLST</u> is set to 0.  Responding modem: Upon receipt of unscrambled mark when in data mode ( <u>TEST</u> = HSK1 = HSK2 = 1), <u>RLST</u> is set to 0. Upon detecting this the controller responds by setting <u>TEST</u> and HSK2 to 0, and the modem I.C. isolates <u>TXD</u> , clamps <u>RXD</u> to 1, and transmits a 1200 bps scrambled dotting pattern. At this point, upon receipt of a scrambled mark signal, the modem I.C. internally loops RCVR data and clock to the XMTR, and sets <u>RLST</u> back to 1. (See Table 3)
<b>Dialer Mode</b>	The $\mu$ A212AT provides DTMF tone generation and energy indication at <u>EDET</u> pin to identify call progress tones, i.e. dial, busy and ringback. The DTMF digit is selected by the levels on O/A, HS, MOD1 and MOD2 according to Table 2. Tone generation is turned on and off by the level on <u>TXSQ</u> . 1 = on, 0 = off. The $\mu$ A212A provides call progress indication only. <u>TXSQ</u> must be set to 0.

**Electrical Characteristics** Unless otherwise noted:  $V_{DD} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = -5.0 \text{ V} \pm 5\%$ ,  $DGND = AGND = 0 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , typical characteristics specified at  $V_{DD} = 5.0 \text{ V}$ ,  $V_{SS} = -5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ; all digital signals are referenced to DGND, all analog signals are referenced to AGND.

**Table 1 Operating and Test Modes**

DOT	HS	SYNC	MOD1	MOD2	TEST	HSK1	HSK2	Description	SCT
0	-	X	X	X	1	1	1	Dotting Pattern (155 or 1200 bps)	INT
1	-	-	-	-	1	0	0	Answer Tone	X
1	-	-	-	-	1	0	1	Force Continuous Mark	X
1	-	-	-	-	1	1	0	Force Continuous Space	X
1	1	1	0	0	1	1	1	ASYNC, 8 Bit	INT
1	1	1	0	1	1	1	1	ASYNC, 9 Bit	INT
1	1	1	1	1	1	1	1	ASYNC, 10 Bit	INT
1	1	1	1	0	1	1	1	ASYNC, 11 Bit	INT
1	1	0	1	1	1	1	1	SYNC, Internal	INT
1	1	0	1	0	1	1	1	SYNC, Slave	SCR
1	1	0	0	1	1	1	1	SYNC, External	ETC
-	-	-	-	-	0	0	1	Analog Loop	ETC
1	-	X	X	X	0	1	1	Local Digital Loop	SCR
1	1	X	X	X	0	1	0	Response to Far End Request for RDL	SCR
1	0	X	X	X	-	-	-	Low Speed Mode	X
1	X	X	X	X	0	0	0	Dialer Mode, Note 1	X
1	1	-	-	-	0	1	0	Remote Digital Loop Initiate	X

**Key:**

SCT – TX Buffer and PSK Modulator Clock

SCR – Receive Clock

ETC – External Clock Input

INT – Internal 1200 Hz Clock

X – Don't Care

— Set as appropriate for desired operating condition.

**Table 2 DTMF Encoding<sup>2</sup> ( $\mu$ A212AT only)**

O/A	HS	MOD1	MOD2	DTMF Digit
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	*
1	0	1	1	#
1	1	0	0	A
1	1	0	1	B
1	1	1	0	C
1	1	1	1	D

**Notes**

1. DTMF digit is selected according to Table 2 for the  $\mu$ A212AT.  $\overline{TXSQ}$  enables the tone generator: 1 = ON, 0 = OFF.  $\overline{TXSQ} = 0$  allows energy detection of call progress tone in both the  $\mu$ A212A and  $\mu$ A212AT.
2. For DTMF to operate dialer mode must be asserted. TEST, HSK1 and HSK2 must be = 0.

**Table 3 Remote Digital Loopback (RDL) Command Sequences**

Modem Action	Controller Action	TEST	HSK1	HSK2	RLST
Data Mode		1	1	1	1
Initiate RDL: Disable scrambler Disconnect TXD Force 1 on RXD Transmit unscrambled mark (U.M.)	"INITIATE RDL"	0	1	0	1
Recognize Dotting for 231 – 308 ms Enable scrambler Transmit scrambled mark (S.M.)					
Recognize S.M. for 231 – 308 ms Connect TXD Unclamp RXD "RDL ESTABLISHED"		0	1	0	0
Response to far end request: U.M. recognized for 154 – 231 ms "RDL REQUESTED"	"RDL RESPONSE OK"	1	1	1	0
Disconnect TXD Force 1 on RXD Force Sync Slave Mode Transmit Dotting		0	1	0	0
S.M. recognized Internally loop Receiver to Transmitter "RDL ESTABLISHED"		0	1	0	1
Terminate RDL: Reset to Data Mode	TXSQ active 80 ms	1 1	1 1	1*	0 1

\*TEST = HSK1 = HSK2 = 1 may be asserted at anytime after "RDL ESTABLISHED" and before terminating.


#### Energy Detector

Symbol	Characteristic	Condition	Min	Typ	Max	Units
V <sub>thon</sub> V <sub>hoff</sub>	Off/On Threshold On/Off Threshold	Voltage Level at RXIN Pin In Data Mode		6.5 5.2		mV <sub>rms</sub>
t <sub>on</sub> t <sub>off</sub>	Energy Detect Time Data Mode Loss of Energy Detect Time	at EDET Pin	105 10	155 17	205 24	ms ms
V <sub>thon</sub> V <sub>thon</sub> V <sub>thon</sub>	Dialer Mode Off/On Threshold Dialtone Off/On Threshold Busy/Ringback	Voltage Level at RXIN Pin in Dialer Mode		10 4.6		mV <sub>rms</sub>
t <sub>on</sub> t <sub>off</sub>	Energy Detect in the Dialer Mode (Detecting Call Progress Tones) Energy Detect in the Dialer Mode (Detecting Call Progress Tones)	At EDET Pin	25 30	30 36	35 42	ms ms

**System Performance**

Symbol	Characteristic	Condition	Min	Typ	Max	Units
BER	<b>Bit Error Rate:</b> SNR required for BER = $10^{-5}$ @ 1200 bps on a 3002-C0 line, with 5 kHz white noise referred to 3 KHz. Figures shown are for originate mode. (Note: $P_{line}$ values assume 4 dB net gain from line to RXIN)	$P_{line} = -30$ dBm $P_{line} = -44$ dBm		13 14		dB dB
	Telegraph Distortion	Back-to-Back, 300 bps (Low Speed Mode)		10		% Peak

**Figure 2 Bit Error Rate vs Signal-to-Noise Ratio**



11

**Note**

BER measured in synchronous mode, using an AEA S3A channel simulator.

**Analog Line Interface**

Symbol	Characteristic	Condition	Min	Typ	Max	Units
$V_{line}$	Output Level at TXO: Data Mode			0.7		$V_{rms}$
$V_{tonh}$	Output Level at TXO: DTMF HIGH Group			1.1		$V_{rms}$
$V_{tonl}$	Output Level at TXO: DTMF LOW Group			0.9		$V_{rms}$
$V_{TXSQ}$	Output level at TXO:	Any DTMF digit		0.5	-20	$mV_{rms}$
$P_{ext}$	Extraneous frequency output relative to DTMF power.					dB
$V_{oo}$	Output Offset at TXO			5.0		mV

# $\mu$ A212A • $\mu$ A212AT

## Masterclock Input

Symbol	Characteristic	Condition	Min	Typ	Max	Units
$F_{clock}$ $T_{clock}$ $V_{exth}$	Clock Frequency Clock Frequency Tolerance External Clock Input HIGH	XTL2 driven and XTL1 grounded	-.01 4.5	3.6864	+.01	MHz % V
$V_{extl}$	External Clock Input LOW	XTL2 driven and XTL1 grounded			0.5	V

## Digital Interface

Symbol	Characteristic	Condition	Min	Typ	Max	Units
$V_{IL}$	Input Voltage LOW				0.6	V
$V_{IH}$	Input Voltage HIGH				0.6	V
$V_{OL}$	Output Voltage LOW	$I_L = 2.0 \text{ mA}$	2.2			V
$V_{OH}$	Output Voltage HIGH	$I_L = -2.0 \text{ mA}$	3.0			V
$I_L$	Input Current LOW	$DGND \leq V_{IN} \leq V_{IL}$ , All Digital Inputs	-100			$\mu\text{A}$
$I_{IH}$	Input Current HIGH	$V_{IH} \leq V_{IN} \leq V_{DD}$	-50			$\mu\text{A}$
$I_{DD}$	Operating Current	$V_{DD} = 5.0 \text{ V}$ No Analog Signals		4.3	10	mA
$I_{SS}$	Operating Current	$V_{SS} = -5.0 \text{ V}$ No Analog Signals		-2.7	-5.0	mA

## Transmit Buffer (Character Asynchronous Mode)

Symbol	Characteristic	Condition	Min	Typ	Max	Units
$L_{txchar}$	Input Character Length	Start bit + data bits + stop bit	8		11	bits
$R_{rxchar}$ $L_{break}$	Intracharacter Signaling Rate Input Break Sequence Length	At TXD pin At $\overline{\text{TXD}}$ pin	1170 23	1200	1212	bps bits

# $\mu$ A212A • $\mu$ A212AT

**Receive Buffer (Character Asynchronous Mode) Carrier Frequencies and Signaling Rates**

Symbol	Characteristic	Condition	Min	Typ	Max	Units
R <sub>txchar</sub>	Intracharacter Signaling Rate	At RXD pin	1219.05			bps
F <sub>cxr</sub> (ORIG)	HS Cxr Freq. (Orig. Mode)	Unmodulated Carrier	1200			Hz
F <sub>cxr</sub> (ANS)	HS Cxr Freq. (Ans. Mode)	Unmodulated Carrier	2400			Hz
Baud	Dabit Rate	High Speed Mode	600			Baud
F <sub>mark</sub> (ORIG)	Mark Frequency Originate Mode (1270)	Low Speed Mode	1269.42			Hz
F <sub>space</sub> (ORIG)	Space Frequency Originate Mode (1070)	Low Speed Mode	1066.67			Hz
F <sub>mark</sub> (ANS)	Mark Frequency	Low Speed Mode	2226.09			Hz
	Answer Mode/Answer Tone (2225)					
F <sub>space</sub> (ANS)	Space Frequency Answer Mode (2025)	Low Speed Mode	2021.05			Hz
F <sub>tonl</sub>	DTMF Low Frequency Tone Group	Dialer Mode	698.2 771.9 853.3 942.3			Hz
F <sub>tonh</sub>	DTMF High Frequency Tone Group	Dialer Mode	1209.4 1335.7 1476.9 1634.0			Hz
T <sub>tol</sub>	Tolerance of all above					
bps	Frequencies/Data Rates					
	Data Rate	Low Speed Mode	-0.01 0		+0.01 300	% bps

# DTMF Dialing, the $\mu$ A212A and $\mu$ A212AT

Technical Bulletin M-1 April 1986

Garry Shapiro, Advanced Signal Processing Division

The  $\mu$ A212A — the world's first and lowest power 1200/300 b/s single-chip modem — will be joined, at about mid-year, by the  $\mu$ A212AT. The second in a series of Fairchild modem IC products, the  $\mu$ A212AT is pin-compatible with the  $\mu$ A212A with the addition of an integral DTMF tone generator. This Bulletin summarizes factors to be considered in current  $\mu$ A212A-based modem designs for migration to the  $\mu$ A212AT.

## DTMF Access

The  $\mu$ A212AT DTMF tone generator is accessed via the *Dialer* mode, which is asserted by setting

$\text{TEST} = \text{HSK1} = \text{HSK2} = 0$ . In the  $\mu$ A212A, *Dialer* mode offers only call-progress tone detection, but, in the  $\mu$ A212AT, both call-progress tone detection and DTMF tone generation are provided. The DTMF output is enabled by  $\overline{\text{TXSQ}} = 1$  and disabled by  $\overline{\text{TXSQ}} = 0$ ;  $\overline{\text{EDET}}$  should be ignored when DTMF tones are being generated. See Table 1.1.

Table 1.1. Dialer Mode

TXSQ	$\mu$ A212A	$\mu$ A212AT
0	Call-progress	Call-progress
1	Call-progress	DTMF generation

## DTMF Tone-Pair Selection

The  $\mu$ A212AT employs 4 pins ( $O/\bar{A}$ , HS, MOD1, and MOD2) to generate 1 each of the 4 LOW and 4 HIGH group DTMF tones; nominal tone frequencies are shown in Table 1.2. Table 1.3 displays the DTMF Encoding matrix.

Table 1.2 Tone Frequencies (Hz)

Low Group		High Group	
F (Nom.)	F (Act.)	F (Nom.)	F (Act.)
697	698.2	1209	1209.4
770	771.9	1336	1335.7
852	853.3	1477	1476.9
941	942.3	1633	1634.0

## Output Characteristics

Table 1.4 summarizes nominal output levels at the TXO pin for Data mode, and for the DTMF Low and High tone groups. Absolute values and values relative to Data mode are shown.

Mode	V <sub>txo(rms)</sub>	Relative (dB)
Data	0.70	0
DTMF Low	0.88	+2
DTMF High	1.11	+4

Therefore, if Data mode output power to a 600  $\Omega$  load is  $-9$  dBm, tone output power is  $-7$  dBm (Low group) and  $-5$  dBm (HIGH group). These levels, as well as harmonic and out-of-band energy values conform to the requirements of EIA RS-496.

## $\mu$ A212AT Design-In Considerations

The  $\mu$ A212A and  $\mu$ A212AT are pin-compatible and functionally identical for all modes except DTMF tone generation. The  $\mu$ A212AT can therefore replace the  $\mu$ A212A in all current and future designs, provided that the following considerations are observed:

- Ensure Proper Control Of The  $\overline{\text{TXSQ}}$  Pin When In Dialer Mode. See Table 1.1.
- Provide  $\mu$ Controller Lines For The  $O/\bar{A}$ , HS, MOD1 And MOD2 Pins, if any are not presently provided.
- Plan For Replacement Of The Present Tone Dialing Scheme. Current  $\mu$ A212A designs with DTMF dialing often employ a dialer chip or a DAC. Ensure that downstream removal of such parts will not affect the design.
- Allow ROM Space. Since DTMF control code replaces the previous scheme, this should not usually be a problem.

Table 1.3 DTMF Encoding Matrix  
( $\text{TEST} = \text{HSK1} = \text{HSK2} = 0$ ,  $\overline{\text{TXSQ}} = 1$ )

$O/\bar{A}$	H/S	MOD1	MOD2	DTMF Digit
0	0	0	0	0
		0	1	1
		1	0	2
		1	1	3
1	1	0	0	4
		0	1	5
		1	0	6
		1	1	7
1	0	0	0	8
		0	1	9
		1	0	*
		1	1	#
1	1	0	0	A
		0	1	B
		1	0	C
		1	1	D

# **$\mu$ A212K**

## **1200/300 bps Full Duplex Modem Designer's Kit**

Advanced Signal Processing Division

### **Description**

The  $\mu$ A212K Designer's Kit supports the Fairchild  $\mu$ A212A modem. The purpose of the kit is essentially threefold:

- To provide a convenient means of demonstrating the capabilities, features and performance of the  $\mu$ A212A—the world's first single-chip 212A modem IC.
- To facilitate the design of applications-specific control firmware for the  $\mu$ A212A.
- To provide a FCC registered DAA design reference and Hybrid design support.

The Designer's Kit includes the following materials:

**1. The  $\mu$ A212A Modem Board** is a 1200/300 b/s, full-duplex, originate/answer, stand alone "smart" 212A modem board. Compatible with the Hayes Smartmodem 1200<sup>TM</sup> command set, Demo Board supports features not found on Smartmodem<sup>TM</sup>, including call progress tone detection (in addition to audio line monitoring) and support of the Remote Loopback test mode. Demo Board showcases all features and modes of the  $\mu$ A212A IC, except the use of 8 and 9 bit asynchronous characters, which are incompatible with the Hayes "AT" protocol. Synchronous operation is available, and is particularly useful for bit error rate testing. All modes and options are via software control.

Demo Board operates with received line signals from -45 dB to >-10 dBm, and transmits at a nominal -10 dBm into a 600  $\Omega$  load.

**Figure 1  $\mu$ A212K**



### **2. The $\mu$ A212A Designer's Manual**


a. Overview and Hardware. This part summarizes features, interface requirements (power, control, telephone line), and modem architecture. It enables the user to quickly go on-line and to become familiar with modem operation.  
b.  $\mu$ A212A Modem Demonstration Program (Ver. 1.27). This is an extensive discussion of Demo Board control firmware, and is primarily intended to assist designers developing firmware for  $\mu$ A212A-based products. It is presented within the framework of the familiar Hayes Smartmodem 1200<sup>TM</sup> command set, and may be considered a superset of that de-facto industry standard. Although written for the 6801 microcontroller, the organization and modularization of the code are applicable to most of the microcontrollers currently available.

### **3. To Assist Hardware and Firmware Development**

a. a circuit schematic diagram and parts list  
b. Technical Bulletin M3: DAA/Hybrid Design Programs for the  $\mu$ A212A  
c. a 5.25" floppy disk containing 6801 source listings and utilities. Object listings are also available to those requiring them.

Consult your local Fairtech<sup>TM</sup> Center, Salesoffice or Advanced Signal Processing Division for further details, reference materials and information regarding new modem and design support products.





Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



# Aerospace and Defense Processing

## Aerospace and Defense Processing

Processing to MIL-M-38510 and MIL-STD-883 is performed by a totally dedicated Business Unit within the Linear Division of Fairchild to serve the unique Linear components requirements of our various military customers. Fairchild Linear has been committed to the Linear Hi Rel program for many years and intends to continue to maintain a leadership position in that market segment.

The Aerospace and Defense program offers four levels of processing flows as noted below. These flows would normally satisfy a majority of customer requirements.

- **Jan-Level "B" — Full compliance to MIL-M-38510 Jan program and QPL listings as published by Defense Electronics Supply Center.**
- **Military (DESC) Drawing — Conformance to Class "B" process requirements to DESC selected item drawings.**
- **"QB" Flow — Conformance to Class "B" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electrics.**
- **"QS" Flow — Conformance to Class "S" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electrics and including wafer lot acceptance per Figure 3A.**

### JAN Qualified (MIL-M-38510) Class "B" Program

The JAN Program offers the customer a standard of product processing, quality and reliability that is well documented by the manufacturer and monitored by the Defense Electronics Supply Center (DESC) of the U.S. Government. The products are manufactured in the U.S. in a government certified facility to the requirements of MIL-M-38510 and individual product specifications as called out in the MIL-M-38510 "Slash Sheets". The DESC certification is based on standardized documentation for design, process-

ing, test methods, laboratory suitability, product assurance program, and personnel training. Facilities and documentation are audited by DESC prior to certification and periodically thereafter.

Fairchild Linear maintains a very active MIL-M-38510 Qualified Products List (QPL) Program and has maintained a leadership position in the total number of Linear QPL's for many years.

An outline of the JM35810 Class "B" flow is given in Figure 1.

### DESC Selected Item Drawings

DESC Selected Item Drawings or Military Drawings provide and industry standard specification in compliance with Class "B" requirements for devices that are not JAN qualified. These products are dual marked with the DESC Military Drawing Number as well as the industry standard device number.

### Linear "QB" Flow (MIL-STD-883 Class "B")

Fairchild's "QB" process flow can fill customer needs when a desired product is not available on JAN QPL or when system requirements call for a cost effective but reliable alternative to the full JAN program. The product is processed to MIL-STD-883 methods as specified in Figure 1. Electrical testing is performed to Fairchild Standard Schematic as defined on the data sheets.

### "QS" Flow

Fairchild Linear offers a capability to fulfill basic processing requirements of Class "S" at wafer fabrication, assembly, environmental screening and test/finish on selected popular devices. It is our intent to standardize the processing of Class "S" products to the "QS" flow shown in Figures 3A, 3B, and 3C so that customer requirements for Class "S" can be accommodated. Fairchild does not currently hold a Class "S" certification from DESC.

# Aerospace and Defense Processing

**Figure 1 "QB" and JAN Class "B" Process Flow**


Description	"QB" Flow MIL-STD-883 Test Method and Description	JAN Class "B" Flow MIL-STD-883 Test Method and Description
Internal Visual	2010 Cond. B	2010 Cond. B
Stabilization Bake	1008 Cond. C (note 1)	1008 Cond. B (note 1)
Temperature Cycling	1010 Cond. C	1010 Cond. C
Constant Acceleration (Centrifuge)	2001 Cond. E Y <sub>1</sub> Orientation only (note 2)	2001 Cond. Y <sub>1</sub> Orientation only (note 2)
Interim (Pre Burn-In) Electrical Parameters	Per Applicable Test Spec.	Per Applicable Device Specification (Slash Sheet)
Burn-In Test	1015, 160 Hrs. at 125°C or Per Table 1 of Method 1015	1015, 160 Hrs. at 125°C or Per Table 1 of Method 1015
Interim (Post Burn-In) Electrical Parameters	Per Applicable Test Spec.	Per Applicable Device Specification (Slash Sheet)
Percent Defective Allowable (PDA) Calculation	5%	5%
Final Electrical Test	Per Applicable Test Spec.	Per Applicable Device Specification (Slash Sheet)
Seal (Hermiticity)	1014	1014
Quality Conformance Inspection	5005 Groups A, B, C and D Limits and Conditions Per Applicable Linear "QB" Data Sheet	5005 Groups A, B, C and D Limits and Conditions Per Applicable Device Specification (Slash Sheet)
External Visual	2009	2009

**Notes:**

1. Defines minimum time and temperature, greater temperature and/or longer time used for some packages types.
2. Or lower G levels as allowed for larger packages per MIL-STD-883, Method 5004.

# Aerospace and Defense Processing

Figure 2 JAN Part Numbering System



## Linear JAN Generic Part Numbers

M38510/	01	02	03	04	05	06	07	08	09	10
101	741	747	101A	108A	2101A	2108A	118	1558		
102	723									
103	710	711	111	2111						
104	55107	55108	9614	9615						
106	110	2110								
107	109	78M05	78M12	78M15	78M24	7805	7812	7815	7824	
108	3045									
109	555									
110	148	4156	4136	124						
112	139									
113	0802	0801								
115	79M05	79M12	79M15	79M24	7905	7912	7915	7924		
117	117H	117K	150	138						
119	771	772	774							

### Note


Dated material. Please contact Fairchild for latest revisions.

## "QS" Processing

The Linear Division has a standardized "QS" flow for all processing steps through Assembly, Test, Burn-in and Finish that will meet the requirements of a majority of customers and thus reduce the need for custom Class "S" process flows.


The flow charts that follow provide the major steps and acceptance criteria utilized for the processes and should form the basis for any Class "S" business negotiations with Linear Marketing. These flow charts will also provide a prospective customer with Fairchild Linear's capabilities in Class "S" processing.

**Figure 3A "QS" Minimum Wafer Lot Acceptance Steps**



OS00010F

Figure 3B "QS" Assembly Flow



QS00020F


**Note**

Piece part traceability maintained when desired.

# Aerospace and Defense Processing

Figure 3C "QS" Environmental and Finish Processing (Typical)


"QS" Test, Burn-In and Final Acceptance (Typical)



## Notes

1. Defines minimum time and temperature, greater temperature and/or longer time used for some packages types.
2. Or lower G levels as allowed for larger packages per MIL-STD-883, Method 5004.

QSO0031F




Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20



**μA105QB**  
**Voltage Regulator**Aerospace and Defense Data Sheet  
Linear Products**Description**

The μA105QB is a monolithic positive voltage regulator constructed using the Fairchild Planar Epitaxial process. Applications for this device include both linear and switching regulator circuits with output voltages greater than 4.5 V. This device will not oscillate when confronted with varying resistive and reactive loads and will start reliably regardless of the load within the ratings of the circuit. It also features fast response to both load and line transients.<sup>6</sup>

- Low Standby Current Drain
- Adjustable Output Voltage From 4.5 To 40 V
- High Output Current Exceeding 10 A With External Components
- Load Regulation Better Than 0.1%, Full Load With Current-Limiting

**Connection Diagram****8-Lead Can  
(Top View)**

Lead 4 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
μA105HMQB	GC	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>12</sup>	
Can	330 mW
Input Voltage	50 V
Input/Output Voltage Differential	40 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IR}$  and  $V_I - V_O$  are guaranteed by the FBSV test.
8.  $V_{OR}$  is guaranteed by the FBSV and the  $V_R$  LOAD tests.
9. The line and load regulation specifications are given for the condition of constant chip temperature. Temperature drift effects must be taken into account separately for high dissipation conditions.
10. The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be approximately equal to the composite current gain of the added transistor.
11. With no external pass transistor.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.


# $\mu$ A105QB

## $\mu$ A105QB


**Electrical Characteristics** These specifications apply for input and output voltages within the ranges given and for a divider impedance seen by the feedback terminal of 2 k $\Omega$  unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
FBSV	Feedback Sense Voltage	$V_I = 50 \text{ V}, V_O = 20 \text{ V}$	1.63	1.81	V	1	1
		$V_I = 8.5 \text{ V}, V_O = 4.5 \text{ V}$	1.63	1.81	V	1	1
$V_{IR}$	Input Voltage Range <sup>7</sup>		8.5	50	V	1	1
$V_{OR}$	Output Voltage Range <sup>8</sup>		4.5	40	V	1	1
$V_I - V_O$	Input/Output Voltage Differential <sup>7</sup>		3.0	30	V	1	1
$V_R$ LINE	Line Regulation <sup>9</sup>	$9.5 \text{ V} \leq V_I \leq 11.5 \text{ V}, V_O = 4.5 \text{ V}$		0.03	%/V	1	1
		$25 \text{ V} \leq V_I \leq 50 \text{ V}, V_O = 20 \text{ V}$		0.03	%/V	1	1
		$46 \text{ V} \leq V_I \leq 50 \text{ V}, V_O = 40 \text{ V}$		0.03	%/V	1	1
		$8.5 \text{ V} \leq V_I \leq 9.5 \text{ V}, V_O = 4.5 \text{ V}$		0.06	%/V	1	1
$V_R$ LOAD	Load Regulation <sup>9,10</sup>	$V_I = 50 \text{ V}, V_O = 40 \text{ V}, 0 \text{ mA} \leq I_L \leq 12 \text{ mA}, R_{SC} = 10 \Omega$		0.05	%	1	1
				0.1	%	1	2,3
$T_S$	Temperature Stability of FBSV	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.0	%	4	2
		$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		1.0	%	4	3
$I_{SCD}$	Standby Current Drain	$V_I = 50 \text{ V}, V_O = 20 \text{ V}$		2.0	mA	1	1
$V_{CLS}$	Current Limit Sense Voltage <sup>11</sup>	$9.0 \text{ V} \leq V_I \leq 40 \text{ V}, V_O = 0 \text{ V}, R_{SC} = 10 \Omega$	225	375	mV	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu\text{F}, f = 10 \text{ kHz}$		0.02	%/V	4	4
S	Long Term Stability of FBSV			1.0	%/1000 hrs	4	1

**Primary Burn-In Circuit**




**Equivalent Circuit**




**μA109QB**  
**5 Volt Regulator**Aerospace and Defense Data Sheet  
Linear Products**Description**

The μA109QB is a complete 5 volt regulator constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. It is intended for use as a local regulator, eliminating noise and distribution problems associated with single point regulation. If adequate heat sinking is provided, this regulator can provide over 1 A output current. The μA109QB is intended primarily for use with TTL and DTL logic and is completely specified under worst case conditions to match the power supply requirements of these logic families. In addition to use as a fixed 5 V regulator, this device can be used with external components to obtain adjustable output voltages and currents and as the power pass element in precision regulators.<sup>6</sup>

- Output Current In Excess Of 1 A
- Specified To Match Worst Case TTL And DTL Requirements
- No Internal Components
- Internal Thermal Overload Protection
- Output Transistor Safe-Area Compensation

**Connection Diagram**  
**3-Lead TO-39 Can**  
**(Top View)**

Lead 3 connected to case.

**Connection Diagram**  
**2-Lead TO-3 Can**  
**(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
μA109HMQB	XC	3-Lead Can
μA109KMQB	YC	2-Lead Can

13

**JAN Product Available**

10701            BXC            3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can Without Heat Sink HMQB <sup>11</sup>	0.18 W
Can With Heat Sink HMQB <sup>12</sup>	0.5 W
Can Without Heat Sink KMQB <sup>13</sup>	0.71 W
Can With Heat Sink KMQB <sup>14</sup>	5.6 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W for HMQB and  $P_D \leq 15$  W for KMQB.
9. Device shall turn-on at  $V_i \leq 9$  V and shall remain on when the input is returned to 10 V.
10. Internally limited.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
13. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
14. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

# $\mu$ A109QB


$\mu$ A109HQB,  $\mu$ A109KQB

**Electrical Characteristics**  $C_I = 0.33\mu F$ ,  $C_O = 0.1 \mu F$ , unless otherwise specified.<sup>7</sup>


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage	HMQB	KMQB	4.7	5.3	V	1	1
		$V_I = 10 \text{ V}$						
$V_O$	Output Voltage <sup>8</sup>	$I_L = 350 \text{ mA}$	$I_L = 500 \text{ mA}$	4.6	5.4	V	1	1,2,3
		$8.0 \text{ V} \leq V_I \leq 20 \text{ V}$	$5.0 \text{ mA} \leq I_L \leq I_{\text{Max}}$					
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{\text{Max}} = 350 \text{ mA}$	$I_{\text{Max}} = 1.0 \text{ A}$	2.0	mV/ $^{\circ}\text{C}$	4	2	
		$V_I = 7.0 \text{ V}$	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$					
$V_R \text{ LINE}$	Line Regulation	$V_I = 7.0 \text{ V}$	$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \leq T_A \leq 25^{\circ}\text{C}$	2.0	mV/ $^{\circ}\text{C}$	4	3	
		$I_L = 200 \text{ mA}$	$I_L = 500 \text{ mA}$					
$V_R \text{ LOAD}$	Load Regulation	$V_I = 10 \text{ V}, 5.0 \text{ mA} \leq I_L \leq I_{\text{Max}}$		100	mV	1	1	
		$I_{\text{Max}} = 500 \text{ mA}$	$I_{\text{Max}} = 1.0 \text{ A}$					
$I_{\text{SCD}}$	Standby Current Drain	$V_I = 7.0 \text{ V} \leq V_I \leq 25 \text{ V}$		10	mA	1	1	
		$I_L = 350 \text{ mA}$	$I_L = 500 \text{ mA}$					
$\Delta I_{\text{SCD}} \text{ (LINE)}$	Standby Current Drain Change (vs Line Current)	$8.0 \text{ V} \leq V_I \leq 25 \text{ V}$		0.8	mA	1	1,2,3	
		$I_L = 200 \text{ mA}$	$I_L = 500 \text{ mA}$					
$\Delta I_{\text{SCD}} \text{ (LOAD)}$	Standby Current Drain Change (vs Load Current)	$V_I = 10 \text{ V}, 5.0 \text{ mA} \leq I_L \leq I_{\text{Max}}$		0.5	mA	1	1,2,3	
		$I_{\text{Max}} = 350 \text{ mA}$	$I_{\text{Max}} = 1.0 \text{ A}$					
$I_{\text{OS}}$	Output Short Circuit Current	$V_I = 35 \text{ V}$	HMQB	2.0	A	1	1	
			KMQB					
$V_{\text{START}}$	Voltage Start <sup>9</sup>			4.7		V	1	1
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 10 \text{ V}, f = 2400 \text{ Hz}$		60	dB	1	4	
		$I_L = 125 \text{ mA}$	$I_L = 350 \text{ mA}$					
$N_O$	Noise	$V_I = 10 \text{ V}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		125	$\mu V_{\text{rms}}$	4	9	
		$I_L = 50 \text{ mA}$	$I_L = 100 \text{ mA}$					
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 10 \text{ V} (V_{\text{pulse}} = 3.0 \text{ V})$		15	mV/V	4	9	
		$I_L = 5.0 \text{ mA}$	$I_L = 5.0 \text{ mA}$					
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 10 \text{ V}$		2.0	mV/mA	4	9	
		$I_L = 50 \text{ mA}$	$I_L = 100 \text{ mA}$					
$S$	Long Term Stability of $V_O$	$V_I = 10 \text{ V}$		0.5	%/1000 hrs	4	9	

**Primary Burn-In Circuit**

(38510/10701 may be used by FSC as an alternate.)



**Equivalent Circuit**



**Note**

1. Capacitor value necessary to suppress oscillations.
2.  $\mu$ A109HMQB: R9 = 400  $\Omega$ , R11 = 0.6  $\Omega$ , R16 = 6 k $\Omega$ .  
 $\mu$ A109KMQB: R9 = 100  $\Omega$ , R11 = 0.3  $\Omega$ , R16 = 2 k $\Omega$ .

# **$\mu$ A117HQB**


## **3-Terminal Positive Adjustable Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A117HQB is a 3-terminal adjustable positive voltage regulator capable of supplying in excess of 0.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially blow-out proof.

The  $\mu$ A117HQB serves a wide variety of applications including local, on-card regulation. This device also makes an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the  $\mu$ A117HQB can be used as a precision current regulator.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

**Connection Diagram****3-Lead TO-39 Can  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A117HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
Input/Output Differential Voltage	40 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.

# $\mu$ A117HQB


$\mu$ A117HQB

**Electrical Characteristics**  $I_L = 50$  mA, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>	$V_I = 4.25$ V, $I_L = 5.0$ mA	1.2	1.3	V	4	1
		$V_I = 4.25$ V, $I_L = 500$ mA	1.2	1.3	V	1	1,2,3
		$V_I = 41.3$ V, $I_L = 5.0$ mA	1.2	1.3	V	1	1,2,3
		$V_I = 41.3$ V, $I_L = 50$ mA	1.2	1.3	V	1	1
$V_R$ LINE	Line Regulation	$4.25 \text{ V} \leq V_I \leq 41.3 \text{ V}$		9.0	mV	1	1
				18.5	mV	1	2,3
$V_R$ LOAD	Load Regulation	$V_I = 6.25$ V, $V_O = V_{REF}$ , $5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		12	mV	1	1
				12	mV	1	2,3
$I_{adj}$	Adjustment-Lead Current	$V_I = 6.25$		100	$\mu$ A	1	1,2,3
$\Delta I_{adj}$ (LINE)	Adjustment-Lead Current Change (vs Line Voltage)	$3.75 \text{ V} \leq V_I \leq 41.3 \text{ V}$ , $I_L = 150$ mA		5.0	$\mu$ A	1	1,2,3
$\Delta I_{adj}$ (LOAD)	Adjustment-Lead Current Change (vs Load Current) <sup>8</sup>	$10 \text{ mA} \leq I_L \leq 500 \text{ mA}$		5.0	$\mu$ A	1	1,2,3
$I_{os}$	Output Short Circuit Current	$V_I = 4.25$ V	0.5	1.8	A	4	1
		$V_I = 40$ V	0.05	0.5	A	4	1
$V_{REF}$	Reference Voltage <sup>8</sup>	$4.25 \text{ V} \leq V_I \leq 41.3 \text{ V}$ , $10 \text{ mA} \leq I_L \leq 500 \text{ mA}$	1.2	1.3	V	1	1,2,3
$I_Q$	Minimum Load Current to Maintain Regulation	$V_I = 41.3$ V		5.0	mA	1	1,2,3
		$4.25 \text{ V} \leq V_I \leq 14.25 \text{ V}$	0.5	3.0	mA	4	1
$I_{Max}$	Maximum Output Current <sup>8</sup>	$V_I = 12$ V		600	mA	1	1,2,3
		$V_I = 41.3$ V	50		mA	1	1
$V_{RTH}$	Thermal Regulation	$V_I = 19.5$ V, $I_L = 550$ mA, $0.5 \text{ ms} \leq t \leq 20 \text{ ms}$	-40	40	mV	1	1
$V_{START}$	Voltage Start	$V_I = 4.3$ V	1.2	1.3	V	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I - V_O = 5.0$ V, $I_L = 125$ mA, $e_i = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	65		dB	1	1,2,3
$N_O$	Noise	$I_L = 50$ mA, $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		120	$\mu$ V <sub>rms</sub>	4	9
$\Delta V_O / \Delta V_I$	Line Transient Response	$V_I - V_O = 5.0$ V, $I_L = 10$ mA, $\Delta V_I = 3.0$ V		6.0	mV/V	4	9
$\Delta V_O / \Delta I_L$	Load Transient Response	$V_I - V_O = 5.0$ V, $I_L = 50$ mA, $\Delta I_L = 200$ mA		0.6	mV/mA	4	9
S	Long Term Stability of $V_O$			1.0	%/1000 hrs	4	1

**Primary Burn-In Circuit**

(38510/11703 may be used by FSC as an alternate)



CR04360F

**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**

Refer to the Fairchild Linear Data Book Commercial Section

# **$\mu$ A117KQB**


## **3-Terminal Positive Adjustable Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A117KQB is a 3-terminal adjustable positive voltage regulator capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially blow-out proof.

The  $\mu$ A117KQB serves a wide variety of applications including local, on-card regulation. This device also makes an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the  $\mu$ A117KQB can be used as a precision current regulator.<sup>6</sup>

- Output Current In Excess Of 1.5 A
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

**Connection Diagram****2-Lead TO-3 Can**  
**(Top View)****Order Information**

	Case/ Finish	Package Code
Part No. $\mu$ A117KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

---

# **$\mu$ A117KQB**

---

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input/Output Differential Voltage	40 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 20$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.


**$\mu$ A117KQB**

**Electrical Characteristics**  $I_L = 500$  mA, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>	$V_I = 4.25$ V, $I_L = 5.0$ mA	1.2	1.3	V	4	1
		$V_I = 4.25$ V, $I_L = 1.5$ A	1.2	1.3	V	1	1,2,3
		$V_I = 41.3$ V, $I_L = 5.0$ mA	1.2	1.3	V	1	1,2,3
		$V_I = 41.3$ V, $I_L = 250$ mA	1.2	1.3	V	1	1
$V_{R\text{ LINE}}$	Line Regulation	$4.25 \text{ V} \leqslant V_I \leqslant 41.3 \text{ V}$		9.2	mV	1	1
				18.5	mV	1	2,3
$V_{R\text{ LOAD}}$	Load Regulation	$V_I = 6.25$ V, $V_O = V_{REF}$ , $10 \text{ mA} \leqslant I_L \leqslant 1.5 \text{ A}$		3.8	mV	1	1
				12.5	mV	1	2,3
$I_{adj}$	Adjustment-Lead Current	$V_I = 6.25$ V		100	$\mu$ A	1	1,2,3
$\Delta I_{adj}$ (LINE)	Adjustment-Lead Current Change (vs Line Voltage)	$3.75 \text{ V} \leqslant V_I \leqslant 41.3 \text{ V}$ , $I_L = 150$ mA		5.0	$\mu$ A	1	1,2,3
$\Delta I_{adj}$ (LOAD)	Adjustment-Lead Current Change (vs Load Current) <sup>8</sup>	$V_I = 6.25$ V, $10 \text{ mA} \leqslant I_L \leqslant 1.5 \text{ A}$		5.0	$\mu$ A	1	1,2,3
$I_{OS}$	Output Short Circuit Current	$V_I = 4.25$ V	1.5	3.5	A	4	1
		$V_I = 40$ V	0.18	1.0	A	4	1
$V_{REF}$	Reference Voltage <sup>8</sup>	$4.25 \text{ V} \leqslant V_I \leqslant 41.3 \text{ V}$ , $10 \text{ mA} \leqslant I_L \leqslant 1.5 \text{ A}$	1.2	1.3	V	1	1,2,3
$I_Q$	Minimum Load Current to Maintain Regulation	$V_I = 41.3$ V		5.0	mA	1	1,2,3
		$4.25 \text{ V} \leqslant V_I \leqslant 14.25 \text{ V}$	0.5	3.0	mA	4	1
$I_{Max}$	Maximum Output Current <sup>8</sup>	$V_I = 12$ V		1.5	A	1	1,2,3
		$V_I = 41.3$ V	0.25		A	1	1
$V_{RTH}$	Thermal Regulation	$V_I = 19.5$ V, $I_L = 1.2$ A, $0.5 \text{ ms} \leqslant t \leqslant 20 \text{ ms}$	-40	40	mV	1	1
$V_{START}$	Voltage Start	$V_I = 4.3$ V	1.2	1.3	V	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I - V_O = 5.0$ V, $I_L = 500$ mA, $e_I = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	65		dB	1	1,2,3
$N_O$	Noise	$I_L = 100$ mA, $10 \text{ Hz} \leqslant f \leqslant 10 \text{ kHz}$		120	$\mu$ V <sub>rms</sub>	4	9
$\Delta V_O / \Delta V_I$	Line Transient Response	$V_I - V_O = 5.0$ V, $I_L = 10$ mA, $\Delta V_I = 3.0$ V		6.0	mV/V	4	9
$\Delta V_O / \Delta I_L$	Load Transient Response	$V_I - V_O = 5.0$ V, $I_L = 100$ mA, $\Delta I_L = 400$ mA		0.3	mV/mA	4	9
S	Long Term Stability of $V_O$			1.0	%/1000 hrs	4	1

**Primary Burn-In Circuit**

(38510/11704 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**

Refer to the Fairchild Linear Data Book Commercial Section

# **$\mu$ A138QB**

## **5-Amp Positive Adjustable Regulator**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A138QB is an adjustable 3-terminal positive voltage regulator capable of supplying in excess of 5.0 A over a 1.2 V to 32 V output range. It is exceptionally easy to use and requires only two resistors to set the output voltage. A unique feature of the  $\mu$ A138QB is time dependent current-limiting. The current-limit circuitry allows peak currents of up to 12 A to be drawn from the regulator for short periods of time. This allows it to be used with heavy transient loads and also speeds start-up under full-load conditions. Under sustained loading conditions, the current-limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.<sup>2</sup>

- High Peak Output Current
- High Output Current
- Output Adjustable Between 1.2 V And 32 V
- Low Load Regulation
- Low Line Regulation
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

**Notes**

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

<b>Order Information</b>		<b>Package Code</b>
<b>Part No.</b>	<b>Case/ Finish</b>	<b>Mil-M-38510, Appendix C</b>
$\mu$ A138KMQB	YC	2-Lead Can

# **$\mu$ A150QB**

## **3-Amp Positive Adjustable Regulator**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A150QB is an adjustable 3-terminal positive voltage regulator capable of supplying in excess of 3.0 A over a 1.2 V to 33 V output range. It is exceptionally easy to use and requires only two external resistors to set the output voltage. A unique feature of the  $\mu$ A150QB is time dependent current-limiting. The current-limit circuitry allows peak currents of up to 6.0 A to be drawn from the regulator for short periods of time. This allows it to be used with heavy transient loads and also speeds start-up under full-load conditions. Under sustained loading conditions, the current-limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.<sup>2</sup>

- High Output Current
- Output Adjustable Between 1.2 V And 33 V
- Low Load Regulation
- Low Line Regulation
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

**Notes**

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

CD01330F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A150KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

# $\mu$ A431QB

## Adjustable Precision Shunt Regulator


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A431QB is a 3-lead adjustable shunt regulator with guaranteed temperature stability over the entire temperature range. The output voltage may be set at any level greater than 2.5 V ( $V_{REF}$ ) up to 36 V merely by selecting two external resistors that act as a voltage divided network. Due to the sharp turn-on characteristics this device is an excellent replacement for many zener diode applications.<sup>2</sup>


- Typical Temperature Coefficient 50 ppm/ $^{\circ}$ C
- Temperature Compensated For Operation Over The Full Temperature Range
- Programmable Output Voltage
- Fast Turn-On Response
- Low Output Noise

**Notes**

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

**Connection Diagram****8-Lead DIP****(Top View)**

CD02220F

**Connection Diagram****20-Terminal CCP****(Top View)**

CR05340F

13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A431RMB	PA	D-4 8-Lead DIP
$\mu$ A431LMB	2C	C-2 20-Terminal CCP

# $\mu$ A494QB

## Pulse Width Modulated Control Circuit

Aerospace and Defense Data Sheet  
Linear Products

### Description

The  $\mu$ A494QB is a monolithic integrated circuit which includes all the necessary building blocks for the design of pulse width modulated (PWM) switching power supplies, including push-pull, bridge, and series configurations. The device can operate at switching frequencies between 1.0 kHz and 300 kHz and output voltages up to 40 V.<sup>2</sup>


- Uncommitted Output Transistors Capable Of 200 mA Source Or Sink
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Internal Protection From Double Pulsing Of Outputs With Narrow Pulse Widths Or With Supply Voltages Below Specified Limits
- Dead Time Control Comparator
- Output Control Selects Single-Ended Or Push-Pull Operation
- Easily Synchronized (Slaved) To Other Circuits

### Notes

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

### Connection Diagram


16-Lead DIP  
(Top View)



CD01320F

### Connection Diagram

20-Terminal CCP  
(Top View)



CD02160F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A494DMQB	EB	D-2 16-Lead DIP
$\mu$ A494LMQB	2C	C-2 20-Terminal CCP



# $\mu$ A723QB

## Precision Voltage Regulator


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A723QB is a monolithic voltage regulator constructed using the Fairchild Planar Epitaxial process. The device consists of a temperature compensated reference amplifier, error amplifier, power series pass transistor and current-limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150 mA are required. Provisions are made for adjustable current limiting and remote shutdown. In addition to the above, the device features low standby current drain, low temperature drift and high ripple rejection. The  $\mu$ A723QB is intended for use with positive or negative supplies as a series, shunt, switching, or floating regulator. Applications include laboratory power supplies, isolation regulators for low level data amplifiers, logic card regulators, small instrument power supplies, airborne systems, and other power supplies for digital and linear circuits.<sup>6</sup>

- Positive Or Negative Supply Operation
- Series, Shunt, Switching, Or Floating Operation
- Low Line And Load Regulation
- Output Voltage Adjustable From 2 V To 37 V
- Output Current To 150 mA Without External Pass Transistor

**Connection Diagram**  
**20-Terminal CCP**  
**(Top View)**
**Connection Diagram**
**10-Lead Can**  
**(Top View)**


Lead 5 connected to case.

**Connection Diagram**
**14-Lead DIP**  
**(Top View)**


13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A723DMQB	CA	D-1 14-Lead DIP
$\mu$ A723HMQB	IC	A-2 10-Lead Can
$\mu$ A723LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

10201	BCA	D-1 14-Lead DIP
10201	BCB	D-1 14-Lead DIP
10201	BIA	A-2 10-Lead Can
10201	BIC	A-2 10-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
Can	350 mW
DIP and CCP	400 mW
Pulse Voltage from V+ to V-, (50 ms)	50 V
Continuous Voltage from V+ to V-	40 V
Input/Output Voltage Differential	40 V
Differential Input Voltage	±5 V
Voltage Between Non-Inverting Input and V-	8 V
Current from V <sub>Z</sub>	25 mA
Current from V <sub>REF</sub>	15 mA

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. The line and load regulation specifications are given for the condition of constant chip temperature. Temperature drift effects must be taken into account separately for high dissipation conditions.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and 120°C/W for the DIP and CCP.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated  
using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883,  
Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**


**$\mu$ A723QB**

**Electrical Characteristics**  $V_I = V+ = V_C \leq 12$  V,  $V- = 0$  V,  $V_O = 5.0$  V,  $I_L = 1.0$  mA,  $R_{SC} = 0$   $\Omega$ ,  $C1 = 100$  pF,  $C_{REF} = 0$   $\mu$ F, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_{REF}$	Reference Voltage		6.95	7.35	V	1	1,2,3	
$\Delta V_{REF}$ (LOAD)	Reference Voltage Change With Load	$0$ mA $\leq I_{REF} \leq 5.0$ mA		20	mV	1	1	
$V_{IR}$	Input Voltage Range		9.5	40	V	1	1	
$V_{OR}$	Output Voltage Range		2.0	37	V	1	1	
$V_I - V_O$	Input/Output Voltage Diff.		3.0	38	V	1	1	
$V_Z$	Zener Voltage	$I_Z = 1.0$ mA	5.8	7.2	V	1	1	
$V_R$ LINE	Line Regulation <sup>7</sup>	$12$ V $\leq V_I \leq 15$ V		0.1	% $V_O$	1	1	
		$12$ V $\leq V_I \leq 40$ V		0.2	% $V_O$	1	1	
		$12$ V $\leq V_I \leq 15$ V		0.3	% $V_O$	1	2,3	
$V_R$ LOAD	Load Regulation <sup>7</sup>	$1.0$ mA $\leq I_L \leq 50$ mA		0.15	% $V_O$	1	1	
				0.6	% $V_O$	1	2,3	
$T_C$ $V_O$	Average Temp. Coefficient of Output Voltage	$25^\circ C \leq T_A \leq 125^\circ C$	-0.010	+0.010	%/ $^\circ C$	4	2	
		$-55^\circ C \leq T_A \leq 25^\circ C$	-0.015	+0.015	%/ $^\circ C$	4	3	
$I_{SCD}$	Standby Current Drain	$V_I = 30$ V, $I_L = 0$ mA		3.5	mA	1	1	
				4.0	mA	4	2	
				2.4	mA	4	3	
$I_{OS}$	Output Short Circuit Current	$V_O = 0$ V, $R_{SC} = 10$ $\Omega$	45	85	mA	4	1	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 10$ kHz, $C_{REF} = 0$ $\mu$ F	64		dB	3	4	
		$f = 10$ kHz, $C_{REF} = 5.0$ $\mu$ F	76		dB	3	4	
$N_O$	Noise	$100$ Hz $\leq f \leq$ $10$ kHz	$C_{REF} = 0$ $\mu$ F		120	$\mu V_{rms}$	3	4
			$C_{REF} = 5.0$ $\mu$ F		7.0	$\mu V_{rms}$	3	4
$\Delta V_O / \Delta V_I$	Line Transient Response	$\Delta V_I = 3.0$ V		10	mV/V	3	4	
$\Delta V_O / \Delta I_L$	Load Transient Response	$I_L = 40$ mA, $\Delta I_L = 10$ mA	-1.5		mV/mA	3	4	

**Primary Burn-In Circuit**

(38510/10201 may be used by FSC as an alternate)




**Block Diagram**



EQ00560F

**Equivalent Circuit**



EQ00570F


# **$\mu$ A78M05QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**


The  $\mu$ A78M05QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

CD00191F

Lead 3 connected to case.

**Connection Diagram****20-Terminal CCP  
(Top View)**

CD01740F

13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A78M05HMQB	XC	Mil-M-38510, Appendix C
$\mu$ A78M05LMQB	2C	3-Lead Can C-2 20-Terminal CCP

**JAN Product Available**

10702            BXC            3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
CCP Without Heat Sink <sup>12</sup>	0.4 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_{WV} \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

# **$\mu$ A78M05QB**


 **$\mu$ A78M05QB**

**Electrical Characteristics**  $V_I = 10 \text{ V}$ ,  $I_L = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		4.8	5.2	V	1	1	
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	$V_I = 8.0 \text{ V}$	4.7	5.3	V	1	1,2,3
			$V_I = 20 \text{ V}$	4.7	5.3	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.5	$\text{mV}/^\circ\text{C}$	4	2	
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		2.0	$\text{mV}/^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}, I_L = 200 \text{ mA}$		50	mV	1	1	
		$8.0 \text{ V} \leq V_I \leq 25 \text{ V}, I_L = 200 \text{ mA}$		50	mV	1	2,3	
		$8.0 \text{ V} \leq V_I \leq 20 \text{ V}, I_L = 200 \text{ mA}$		25	mV	1	1	
				40	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		50	mV	1	1	
				100	mV	1	2,3	
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$		25	mV	1	1	
				50	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			7.0	mA	1	1,2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$8.0 \text{ V} \leq V_I \leq 25 \text{ V}, I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage			2.5	V	1	1	
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$		1.0	A	1	1,2,3	
$I_{OL}$	Overload Current	$V_I = 12 \text{ V}$	0.5	2.0	A	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 10 \text{ V}, I_L = 125 \text{ mA}, e_i = 1.0 \text{ V}_{\text{rms}}, f = 2400 \text{ Hz}$	62		dB	1	4	
$N_O$	Noise	$V_I = 10 \text{ V}, I_L = 50 \text{ mA}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		125	$\mu\text{V}_{\text{rms}}$	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 10 \text{ V}, I_L = 5.0 \text{ mA}, V_{\text{pulse}} = 3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 10 \text{ V}, I_L = 50 \text{ mA}, \Delta I_L = 200 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9	

**Primary Burn-In Circuit**


(38510/10702 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**




# **$\mu$ A78M06QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A78M06QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A78M06HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


# **$\mu$ A78M06QB**

 **$\mu$ A78M06QB**

**Electrical Characteristics**  $V_I = 11$  V,  $I_L = 350$  mA,  $C_I = 0.33$   $\mu$ F,  $C_O = 0.1$   $\mu$ F, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		5.75	6.25	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	5.7	6.3	V	1	1,2,3
		$V_I = 21 \text{ V}$	5.7	6.3	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.5	mV/ $^\circ\text{C}$	4	2
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		2.0	mV/ $^\circ\text{C}$	4	3
$V_R$ LINE	Line Regulation	$8.0 \text{ V} \leq V_I \leq 25 \text{ V}, I_L = 200 \text{ mA}$	60	mV	1	1	
		$9.0 \text{ V} \leq V_I \leq 20 \text{ V}, I_L = 200 \text{ mA}$	30	mV	1	1	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$	60	mV	1	1	
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$	30	mV	1	1	
$I_{SCD}$	Standby Current Drain		7.0	mA	1	1	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$9.0 \text{ V} \leq V_I \leq 25 \text{ V}, I_L = 200 \text{ mA}$	0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage		2.5	V	1	1	
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$	1.0	A	1	1	
$I_{OL}$	Overload Current	$V_I = 13 \text{ V}$	0.5	2.0	A	1	1
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 11 \text{ V}, I_L = 125 \text{ mA}, e_i = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	59		dB	1	4
$N_O$	Noise	$V_I = 11 \text{ V}, I_L = 50 \text{ mA}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$	125	$\mu\text{V}_{rms}$	4	9	


### Primary Burn-In Circuit



#### Note

1. Capacitor value necessary to suppress oscillations.

### Equivalent Circuit



**FAIRCHILD**

A Schlumberger Company

MIL-STD-883  
July 1986—Rev 2<sup>5</sup>


# **$\mu$ A78M08QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A78M08QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

CD00191F

Lead 3 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A78M08HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_W \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


# **$\mu$ A78M08QB**

## **$\mu$ A78M08QB**

**Electrical Characteristics**  $V_I = 14 \text{ V}$ ,  $I_L = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		7.7	8.3	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$ $V_I = 11.5 \text{ V}$	7.6	8.4	V	1	1,2,3
		$V_I = 23 \text{ V}$	7.6	8.4	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}$ , $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		2.5	$\text{mV}/^\circ\text{C}$	4	2
		$I_L = 5.0 \text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		2.5	$\text{mV}/^\circ\text{C}$	4	3
$V_R$ LINE	Line Regulation	$10.5 \text{ V} \leq V_I \leq 25 \text{ V}$ , $I_L = 200 \text{ mA}$		60	mV	1	1
		$11 \text{ V} \leq V_I \leq 20 \text{ V}$ , $I_L = 200 \text{ mA}$		30	mV	1	1
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		80	mV	1	1
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$		40	mV	1	1
$I_{SCD}$	Standby Current Drain			7.0	mA	1	1
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$11.5 \text{ V} \leq V_I \leq 25 \text{ V}$ , $I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.5	mA	1	1,2,3
$V_{DO}$	Dropout Voltage			2.5	V	1	1
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$		1.0	A	1	1
$I_{OL}$	Overload Current	$V_I = 15 \text{ V}$	0.5	2.0	A	1	1
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 14 \text{ V}$ , $I_L = 125 \text{ mA}$ , $e_i = 1.0 \text{ V}_{\text{rms}}$ , $f = 2400 \text{ Hz}$	56		dB	1	4
$N_O$	Noise	$V_I = 14 \text{ V}$ , $I_L = 50 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		175	$\mu\text{V}_{\text{rms}}$	4	9


### Primary Burn-In Circuit



#### Note

1. Capacitor value necessary to suppress oscillations.

### Equivalent Circuit



# **μA78M12QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products


### **Description**

The μA78M12QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

### **Connection Diagram**


**3-Lead TO-39 Can  
(Top View)**



Lead 3 connected to case.

### **Connection Diagram**

**20-Terminal CCP  
(Top View)**



13

### **Order Information**

<b>Part No.</b>	<b>Case/ Finish</b>	<b>Package Code</b>
μA78M12HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can
μA78M12LMQB	2C	C-2 20-Terminal CCP

### **JAN Product Available**

10703                    BXC                    3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
CCP Without Heat Sink <sup>12</sup>	0.4 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

# **$\mu$ A78M12QB**


## **$\mu$ A78M12QB**

**Electrical Characteristics**  $V_I = 19$  V,  $I_L = 350$  mA,  $C_I = 0.33$   $\mu$ F,  $C_O = 0.1$   $\mu$ F, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		11.5	12.5	V	1	1	
		$5.0$ mA $\leq I_L \leq 350$ mA	$V_I = 15.5$ V	11.4	12.6	V	1	1,2,3
			$V_I = 27$ V	11.4	12.6	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.0	mV/ $^\circ\text{C}$	4	2	
		$I_L = 5.0$ mA, $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		3.0	mV/ $^\circ\text{C}$	4	3	
$V_{R\text{ LINE}}$	Line Regulation	$14.5$ V $\leq V_I \leq 30$ V, $I_L = 200$ mA		60	mV	1	1	
		$15$ V $\leq V_I \leq 30$ V, $I_L = 200$ mA		120	mV	1	2,3	
		$16$ V $\leq V_I \leq 25$ V, $I_L = 200$ mA		30	mV	1	1	
				60	mV	1	2,3	
$V_{R\text{ LOAD}}$	Load Regulation	$5.0$ mA $\leq I_L \leq 500$ mA		120	mV	1	1	
				240	mV	1	2,3	
		$5.0$ mA $\leq I_L \leq 200$ mA		60	mV	1	1	
				120	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			7.0	mA	1	1,2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$15$ V $\leq V_I \leq 30$ V, $I_L = 200$ mA		0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0$ mA $\leq I_L \leq 350$ mA		0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage			2.5	V	1	1	
$I_{OS}$	Output Short Circuit Current	$V_I = 35$ V		1.0	A	1	1,2,3	
$I_{OL}$	Overload Current	$V_I = 17$ V	0.5	2.0	A	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 17$ V, $I_L = 125$ mA, $e_I = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	55		dB	1	4	
$N_O$	Noise	$V_I = 17$ V, $I_L = 50$ mA, $10$ Hz $\leq f \leq 10$ kHz		125	$\mu$ V <sub>rms</sub>	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 17$ V, $I_L = 5.0$ mA, $V_{pulse} = 3.0$ V		30	mV/V	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 17$ V, $I_L = 50$ mA, $\Delta I_L = 200$ mA		2.5	mV/mA	4	9	

**Primary Burn-In Circuit**


(38510/10703 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**




# $\mu$ A78M15QB

## 3-Terminal Positive Voltage Regulator


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A78M15QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Connection Diagram****20-Terminal CCP  
(Top View)**

13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A78M15HMQB	XC	3-Lead Can
$\mu$ A78M15LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

10704 BXC 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
CCP Without Heat Sink <sup>12</sup>	0.4 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

# μA78M15QB


## μA78M15QB

**Electrical Characteristics**  $V_I = 23 \text{ V}$ ,  $I_L = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		14.4	15.6	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$ , $V_I = 18.5 \text{ V}$	14.25	15.75	V	1	1,2,3
		$V_I = 30 \text{ V}$	14.25	15.75	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}$ , $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.75	$\text{mV}/^\circ\text{C}$	4	2
		$I_L = 5.0 \text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		3.75	$\text{mV}/^\circ\text{C}$	4	3
$V_R$ LINE	Line Regulation	$17.5 \text{ V} \leq V_I \leq 30 \text{ V}$ , $I_L = 200 \text{ mA}$		60	mV	1	1
		$18.5 \text{ V} \leq V_I \leq 30 \text{ V}$ , $I_L = 200 \text{ mA}$		120	mV	1	2,3
		$20 \text{ V} \leq V_I \leq 30 \text{ V}$ , $I_L = 200 \text{ mA}$		30	mV	1	1
				60	mV	1	2,3
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		150	mV	1	1
				300	mV	1	2,3
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$		75	mV	1	1
				150	mV	1	2,3
$I_{SCD}$	Standby Current Drain			7.0	mA	1	1,2,3
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$18.5 \text{ V} \leq V_I \leq 30 \text{ V}$ , $I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.5	mA	1	1,2,3
$V_{DO}$	Dropout Voltage			2.5	V	1	1
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$		1.0	A	1	1,2,3
$I_{OL}$	Overload Current	$V_I = 22 \text{ V}$	0.5	2.0	A	1	1,2,3
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 20 \text{ V}$ , $I_L = 125 \text{ mA}$ , $e_i = 1.0 \text{ V}_{\text{rms}}$ , $f = 2400 \text{ Hz}$	54		dB	1	4
$N_O$	Noise	$V_I = 20 \text{ V}$ , $I_L = 50 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		300	$\mu\text{V}_{\text{rms}}$	4	9
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 20 \text{ V}$ , $I_L = 5.0 \text{ mA}$ , $V_{\text{pulse}} = 3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 20 \text{ V}$ , $I_L = 50 \text{ mA}$ , $\Delta I_L = 200 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9

**Primary Burn-In Circuit**


(38510/10704 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**



**FAIRCHILD**

A Schlumberger Company

MIL-STD-883  
July 1986—Rev 25


# **$\mu$ A78M24QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A78M24QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A78M24HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_W \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


**$\mu$ A78M24QB**

**Electrical Characteristics**  $V_I = 33 \text{ V}$ ,  $I_L = 350 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		23	25	V	1	1	
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	$V_I = 28 \text{ V}$	22.8	25.2	V	1	1,2,3
			$V_I = 38 \text{ V}$	22.8	25.2	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}$ , $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		6.0	$\text{mV}/^\circ\text{C}$	4	2	
		$I_L = 5.0 \text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		6.0	$\text{mV}/^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$27 \text{ V} \leq V_I \leq 38 \text{ V}$ , $I_L = 200 \text{ mA}$		60	mV	1	1	
		$28 \text{ V} \leq V_I \leq 38 \text{ V}$ , $I_L = 200 \text{ mA}$		120	mV	1	2,3	
		$30 \text{ V} \leq V_I \leq 36 \text{ V}$		30	mV	1	1	
				60	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		240	mV	1	1	
				480	mV	1	2,3	
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$		120	mV	1	1	
				240	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			7.0	mA	1	1,2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$28 \text{ V} \leq V_I \leq 38 \text{ V}$ , $I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage			2.5	V	1	1	
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$		1.0	A	1	1,2,3	
$I_{OL}$	Overload Current	$V_I = 31 \text{ V}$	0.5	2.0	A	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 30 \text{ V}$ , $I_L = 125 \text{ mA}$ , $e_i = 1.0 \text{ V}_{\text{rms}}$ , $f = 2400 \text{ Hz}$	50		dB	1	4	
$N_O$	Noise	$V_I = 30 \text{ V}$ , $I_L = 50 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		500	$\mu\text{V}_{\text{rms}}$	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 30 \text{ V}$ , $I_L = 5.0 \text{ mA}$ , $V_{\text{pulse}} = 3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 30 \text{ V}$ , $I_L = 50 \text{ mA}$ , $\Delta I_L = 200 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9	

### Primary Burn-In Circuit


(38510/10705 may be used by FSC as an alternate)



#### Note

1. Capacitor value necessary to suppress oscillations.

### Equivalent Circuit



# $\mu$ A78S40QB

## Universal Switching Regulator Subsystem

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A78S40QB is a monolithic regulator subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high current, high voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external NPN or PNP transistors when currents in excess of 1.5 A or voltages in excess of 40 V are required. The device can be used for step down, step up or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand alone, low part count switching system and works extremely well in battery operated systems.<sup>6</sup>

- Step Up, Step Down Or Inverting Switching Regulators
- Output Adjustable From 1.25 To 40 V
- Peak Currents To 1.5 A Without External Transistors
- Operation From 2.5 To 40 V Input
- Low Standby Current Drain
- 80 dB Excellent Line And Load Regulation
- High Gain, High Current, Independent Op Amp
- Pulse Width Modulation With No Double Pulsing

### Connection Diagram

#### 16-Lead DIP (Top View)



CD01400F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A78S40DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Input Voltage from V+ to V-	40 V
Input Voltage from V+ (Op Amp) to V-	40 V
Input Voltage Range (Error Amplifier and Op Amp)	-0.3 to V+
Differential Input Voltage <sup>9</sup>	± 30 V
Short Circuit Duration (Op Amp)	Indefinite
Current from V <sub>REF</sub>	10 mA
Voltage from Switch Collectors to GND	40 V
Voltage from Switch Emitters to GND	40 V
Voltage from Switch Collectors to Emitter	40 V
Voltage from Power Diode to GND	40 V
Reverse Power Diode Voltage	40 V
Current through Power Switch	1.5 A
Current through Power Diode	1.5 A

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. V<sub>IR</sub> is guaranteed by the CMR test.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
9. The differential input voltage shall not exceed the supply voltage.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

# **$\mu$ A78S40QB**

## **$\mu$ A78S40QB**

**Electrical Characteristics**  $V_I = 5.0 \text{ V}$ ,  $V_+ \text{ (Op Amp)} = 5.0 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
<b>General Characteristics</b>							
$I_{CC}$	Supply Current (Op Amp Disconnected)	$V_I = 5.0 \text{ V}$		3.5	mA	1	1,2,3
		$V_I = 40 \text{ V}$		5.0	mA	1	1,2,3
$I_{CC}$	Supply Current (Op Amp Connected)	$V_I = 5.0 \text{ V}$		4.0	mA	1	1,2,3
		$V_I = 40 \text{ V}$		5.5	mA	1	1,2,3
<b>Reference Section</b>							
$V_{REF}$	Reference Voltage	$I_{REF} = 1.0 \text{ mA}$	1.18	1.31	V	1	1,2,3
$V_R \text{ LINE}$	Reference Voltage Line Regulation	$3.0 \text{ V} \leq V_I \leq 40 \text{ V}$ , $I_{REF} = 1.0 \text{ mA}$		0.2	mV/V	1	1
$V_R \text{ LOAD}$	Reference Voltage Load Regulation	$1.0 \text{ mA} \leq I_{REF} \leq 10 \text{ mA}$		0.5	mV/mA	1	1
<b>Oscillator Section</b>							
$I_{CHG}$	Charging Current	$V_I = 5.0 \text{ V}$	20	50	$\mu\text{A}$	1	1
		$V_I = 40 \text{ V}$	20	70	$\mu\text{A}$	1	1
$I_{DIS}$	Discharge Current	$V_I = 5.0 \text{ V}$	150	250	$\mu\text{A}$	1	1
		$V_I = 40 \text{ V}$	150	350	$\mu\text{A}$	1	1
<b>Current Limit Section</b>							
$V_{CLS}$	Current Limit Sense Voltage	$I_{CT} = 200 \text{ } \mu\text{A}$	250	350	mV	1	1
<b>Output Switch Section</b>							
$V_{SAT1}$	Output Saturation Voltage 1	$I_{sw} = 1.0 \text{ A}$		1.3	V	1	1,2,3
$V_{SAT2}$	Output Saturation Voltage 2	$I_{sw} = 1.0 \text{ A}$		0.7	V	1	1,2,3
$I_L$	Output Leakage Current	$V_O = 40 \text{ V}$		10	$\mu\text{A}$	1	1
<b>Power Diode</b>							
$V_{FD}$	Forward Voltage Drop	$I_D = 1.0 \text{ A}$		1.5	V	1	1, 2,3
$I_{LD}$	Diode Leakage Current	$V_D = 40 \text{ V}$		10	$\mu\text{A}$	1	1
<b>Comparator</b>							
$V_{IO}$	Input Offset Voltage	$V_{CM} = V_{REF}$		15	mV	1	1,2,3
$I_{IB}$	Input Bias Current	$V_{CM} = V_{REF}$		200	nA	1	1,2,3
$I_{IO}$	Input Offset Current	$V_{CM} = V_{REF}$		75	nA	4	1,2,3
$V_{IR}$	Input Voltage Range		0	$V_I-2.0$	V	1	1
PSRR	Power Supply Rejection Ratio	$3.0 \text{ V} \leq V_I \leq 40 \text{ V}$		316	$\mu\text{V/V}$	4	1

**$\mu$ A78S40QB (Cont.)**

**Electrical Characteristics**  $V_i = 5.0$  V,  $V_+$  (Op Amp) = 5.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
<b>Output Operational Amplifier</b>							
$V_{IO}$	Input Offset Voltage	$V_{CM} = 2.5$ V		15	mV	1	1,2,3
$I_{IB}$	Input Bias Current	$V_{CM} = 2.5$ V		200	nA	1	1,2,3
$I_{IO}$	Input Offset Current	$V_{CM} = 2.5$ V		75	nA	1	1,2,3
$A_{VS+}$	Large Signal Voltage Gain +	$1.0 \text{ V} \leqslant V_O \leqslant 2.5 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ to GND	25		V/mV	1	1
$A_{VS-}$	Large Signal Voltage Gain -	$1.0 \text{ V} \leqslant V_O \leqslant 2.5 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ to $V_+$ (Op Amp)	25		V/mV	1	1
CMR	Common Mode Rejection	$0 \text{ V} \leqslant V_{CM} \leqslant 3.0 \text{ V}$	76		dB	1	1
$V_{IR}$	Input Voltage Range <sup>7</sup>		0	3.0	V	1	1
PSRR	Power Supply Rejection Ratio	$3.0 \text{ V} \leqslant V_+ \text{ (Op Amp)} \leqslant 40 \text{ V}$		158	$\mu\text{V/V}$	1	1
$I_{SOU}$	Output Source Current			-75	mA	1	1
$I_{SIN}$	Output Sink Current		10		mA	1	1
$V_{OL}$	Output Voltage LOW	$I_{OL} = 5.0 \text{ mA}$		1.0	V	1	1
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -50 \text{ mA}$	2.0		V	1	1

### Primary Burn-In Circuit



### Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section


# **$\mu$ A7805QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A7805QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

CD01360F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A7805KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

10706	BYA	2-Lead Can
10706	BYC	2-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

# $\mu$ A7805QB


## $\mu$ A7805QB

**Electrical Characteristics**  $V_I = 10 \text{ V}$ ,  $I_L = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		4.8	5.2	V	1	1	
		$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$	$V_I = 8.0 \text{ V}$	4.65	5.35	V	1	1,2,3
			$V_I = 20 \text{ V}$	4.65	5.35	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.5	mV/°C	4	2	
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		2.0	mV/°C	4	3	
$V_R$ LINE	Line Regulation	$7.0 \text{ V} \leq V_I \leq 25 \text{ V}$		50	mV	1	1	
		$8.0 \text{ V} \leq V_I \leq 25 \text{ V}$		50	mV	1	2,3	
		$8.0 \text{ V} \leq V_I \leq 12 \text{ V}$		25	mV	1	1	
				50	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 1.5 \text{ A}$		100	mV	1	1,2,3	
		$250 \text{ mA} \leq I_L \leq 750 \text{ mA}$		25	mV	1	1	
				50	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			6.0	mA	1	1	
				7.0	mA	1	2,3	
		$8.0 \text{ V} \leq V_I \leq 25 \text{ V}$		0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$		0.5	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$I_L = 1.0 \text{ A}$		2.5	V	1	1	
$I_{OS}$	Dropout Voltage	$V_I = 35 \text{ V}$		2.0	A	1	1,2,3	
$I_{OL}$	Overload Current	$V_I = 12 \text{ V}$	1.3	3.3	A	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 10 \text{ V}, I_L = 350 \text{ mA}, e_i = 1.0 \text{ V}_{\text{rms}}, f = 2400 \text{ Hz}$	60		dB	1	4	
$N_O$	Noise	$V_I = 10 \text{ V}, I_L = 100 \text{ mA}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		125	$\mu\text{V}_{\text{rms}}$	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 10 \text{ V}, I_L = 5.0 \text{ mA}, V_{\text{pulse}} = 3.0 \text{ V}$		30	mV/V	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 10 \text{ V}, I_L = 100 \text{ mA}, \Delta I_L = 400 \text{ mA}$		2.5	mV/mA	4	9	

**Primary Burn-In Circuit**


(38510/10706 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**




# μA7812QB

## 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet  
Linear Products**Description**

The μA7812QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****2-Lead TO-3 Can  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
μA7812KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

10707	BYA	2-Lead Can
10707	BYC	2-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.


**μA7812QB**

**Electrical Characteristics**  $V_I = 19 \text{ V}$ ,  $I_L = 500 \text{ mA}$ ,  $C_L = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V <sub>O</sub>	Output Voltage <sup>8</sup>		11.5	12.5	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$ $V_I = 15.5 \text{ V}$	11.4	12.6	V	1	2,3
		$V_I = 27 \text{ V}$	11.4	12.6	V	1	1,2,3
ΔV <sub>O</sub> /ΔT	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}$ , $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.0	mV/°C	4	2
		$I_L = 5.0 \text{ mA}$ , $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		3.0	mV/°C	4	3
V <sub>R LINE</sub>	Line Regulation	$14.5 \text{ V} \leq V_I \leq 30 \text{ V}$		120	mV	1	1
		$15 \text{ V} \leq V_I \leq 30 \text{ V}$		120	mV	1	2,3
		$16 \text{ V} \leq V_I \leq 22 \text{ V}$		60	mV	1	1
				100	mV	1	2,3
V <sub>R LOAD</sub>	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 1.5 \text{ A}$		120	mV	1	1
				240	mV	1	2,3
		$250 \text{ mA} \leq I_L \leq 750 \text{ mA}$		60	mV	1	1
				120	mV	1	2,3
I <sub>SCD</sub>	Standby Current Drain			6.0	mA	1	1
				7.0	mA	1	2,3
ΔI <sub>SCD</sub> (LINE)	Standby Current Drain Change (vs Line Voltage)	$15 \text{ V} \leq V_I \leq 30 \text{ V}$		0.8	mA	1	1,2,3
ΔI <sub>SCD</sub> (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$		0.5	mA	1	1,2,3
V <sub>DO</sub>	Dropout Voltage	$I_L = 1.0 \text{ A}$		2.5	V	1	1
I <sub>OS</sub>	Output Short Circuit Current	$V_I = 35 \text{ V}$		2.0	A	1	1,2,3
I <sub>OL</sub>	Overload Current	$V_I = 19 \text{ V}$	1.3	3.3	A	1	1,2,3
ΔV <sub>I</sub> /ΔV <sub>O</sub>	Ripple Rejection	$V_I = 19 \text{ V}$ , $I_L = 350 \text{ mA}$ , $e_i = 1.0 \text{ V}_{\text{rms}}$ , $f = 2400 \text{ Hz}$	60		dB	1	4
N <sub>O</sub>	Noise	$V_I = 17 \text{ V}$ , $I_L = 100 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		250	μV <sub>rms</sub>	4	9
ΔV <sub>O</sub> /ΔV <sub>I</sub>	Line Transient Response	$V_I = 17 \text{ V}$ , $I_L = 5.0 \text{ mA}$ , $V_{\text{pulse}} = 3.0 \text{ V}$		30	mV/V	4	9
ΔV <sub>O</sub> /ΔI <sub>L</sub>	Load Transient Response	$V_I = 17 \text{ V}$ , $I_L = 100 \text{ mA}$ , $\Delta I_L = 400 \text{ mA}$		2.5	mV/mA	4	9

**Primary Burn-in Circuit**


(38510/10707 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**




# **$\mu$ A7815QB**

## **3-Terminal Positive Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A7815QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****2-Lead TO-3 Can  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A7815KMQB	YC	MIL-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

10708	BYA	2-Lead Can
10708	BYC	2-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_{W10}$  ms, duty cycle  $\leq 5\%$ ). Output Voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

# **$\mu$ A7815QB**


 **$\mu$ A7815QB**

**Electrical Characteristics**  $V_I = 23 \text{ V}$ ,  $I_L = 500 \text{ mA}$ ,  $C_I = 0.33 \mu\text{F}$ ,  $C_O = 0.1 \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		14.4	15.6	V	1	1	
		$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$	$V_I = 18.5 \text{ V}$	14.25	15.75	V	1	1,2,3
		$V_I = 30 \text{ V}$		14.25	15.75	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.75	$\text{mV}/^\circ\text{C}$	4	2	
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		3.75	$\text{mV}/^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$17.5 \text{ V} \leq V_I \leq 30 \text{ V}$		150	mV	1	1	
		$18.5 \text{ V} \leq V_I \leq 30 \text{ V}$		150	mV	1	2,3	
		$20 \text{ V} \leq V_I \leq 26 \text{ V}$		75	mV	1	1	
				120	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 1.5 \text{ A}$		150	mV	1	1	
				300	mV	1	2,3	
		$250 \text{ mA} \leq I_L \leq 750 \text{ mA}$		75	mV	1	1	
				150	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			6.0	mA	1	1	
				7.0	mA	1	2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$18.5 \text{ V} \leq V_I \leq 30 \text{ V}$		0.8	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$		0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage	$I_L = 1.0 \text{ A}$		2.5	V	1	1	
$I_{OS}$	Output Short Circuit Current	$V_I = 35 \text{ V}$		2.0	A	1	1,2,3	
$I_{OL}$	Overload Current	$V_I = 22 \text{ V}$	1.3	3.3	A	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = 23 \text{ V}$ , $I_L = 350 \text{ mA}$ , $e_I = 1.0 \text{ V}_{\text{rms}}$ , $f = 2400 \text{ Hz}$	60		dB	1	4	
$N_O$	Noise	$V_I = 20 \text{ V}$ , $I_L = 100 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		300	$\mu\text{V}_{\text{rms}}$	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = 20 \text{ V}$ , $I_L = 5.0 \text{ mA}$ , $V_{\text{pulse}} = 3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = 20 \text{ V}$ , $I_L = 100 \text{ mA}$ , $\Delta I_L = 400 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9	

**Primary Burn-In Circuit**


(38510/10708 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**




# **$\mu$ A79M05QB**

## **3-Terminal Negative Voltage Regulator**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A79M05QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Connection Diagram****20-Terminal CCP  
(Top View)**

13

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A79M05HMQB	X <sub>C</sub>	3-Lead Can
$\mu$ A79M05LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

11501                    BXC                    3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can Without Heat Sink <sup>11</sup>	0.18 W
Can With Heat Sink <sup>12</sup>	0.5 W
CCP Without Heat Sink <sup>13</sup>	0.4 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Slowly ramp input voltage up to -8.0 V. When circuit starts, output voltage will be as specified.
10. Internally limited.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
13. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

# $\mu$ A79M05QB


$\mu$ A79M05QB

**Electrical Characteristics**  $V_I = -10 \text{ V}$ ,  $I_L = 350 \text{ mA}$ ,  $C_I = 2.0 \text{ }\mu\text{F}$ ,  $C_O = 1.0 \text{ }\mu\text{F}$ , unless otherwise specified.<sup>7</sup>


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		-5.2	-4.8	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	-5.25	-4.75	V	1	1,2,3
		$V_I = -25 \text{ V}$	-5.25	-4.75	V	1	1,2,3
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.5	$\text{mV}/^\circ\text{C}$	4	2
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		1.5	$\text{mV}/^\circ\text{C}$	4	3
$V_R$ LINE	Line Regulation	$-25 \text{ V} \leq V_I \leq -7.0 \text{ V}$		50	mV	1	1
		$-25 \text{ V} \leq V_I \leq -8 \text{ V}$		50	mV	1	2,3
		$-18 \text{ V} \leq V_I \leq -8.0 \text{ V}$		30	mV	1	1
				60	mV	1	2,3
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		100	mV	1	1,2,3
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1
				3.0	mA	1	2,3
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-25 \text{ V} \leq V_I \leq -8.0 \text{ V}$		0.4	mA	1	1,2,3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.4	mA	1	1,2,3
$V_{DO}$	Dropout Voltage			2.3	V	1	1
$I_{OS}$	Short Circuit Current	$V_I = -35 \text{ V}$		1.0	A	1	1,2,3
$I_{pk}$	Peak Output Current	$V_I - V_O = -10 \text{ V}$	0.5	2.0	A	1	1,2,3
$V_{RTH}$	Thermal Regulation	$V_I = -15 \text{ V}, I_L = 1.0 \text{ A}$		50	mV	3	1
$V_{START}$	Voltage Start <sup>9</sup>			-4.75	V	1	1,2,3,
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = -10 \text{ V}, I_L = 125 \text{ mA}, e_i = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	50		dB	1	4,5,6
$N_O$	Noise	$V_I = -10 \text{ V}, I_L = 50 \text{ mA}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		250	$\mu\text{V}_{rms}$	4	9
$\Delta V_O / \Delta V_I$	Line Transient Response	$V_I = -10 \text{ V}, I_L = 5.0 \text{ mA}, V_{pulse} = -3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9
$\Delta V_O / \Delta I_L$	Load Transient Response	$V_I = -10 \text{ V}, I_L = 50 \text{ mA}, \Delta I_L = 200 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9

**Primary Burn-In Circuit**

(38510/11501 may be used by FSC as an alternate)



**Equivalent Circuit (Note 2)**



**Notes**

1. Capacitor value necessary to suppress oscillations.
2. All resistor values in ohms.


# **$\mu$ A79M08QB**

## **3-Terminal Negative Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A79M08QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- **Output Current In Excess Of 0.5 A**
- **Internal Thermal Overload Protection**
- **Internal Short Circuit Current-Limiting**
- **Output Transistor Safe-Area Compensation**

**Connection Diagram**  
**3-Lead TO-39 Can**  
**(Top View)**

Lead 3 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A79M08HMQB	XC	Mil-M-38510, Appendix C 3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.18 W
Can With Heat Sink <sup>11</sup>	0.5 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_W \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


# **$\mu$ A79M08QB**

## **$\mu$ A79M08QB**


**Electrical Characteristics**  $V_I = -14$  V,  $I_L = 350$  mA,  $C_I = 2.0$   $\mu$ F,  $C_O = 1.0$   $\mu$ F, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		-8.3	-7.7	V	1	1	
		$5.0$ mA $\leq I_L \leq 350$ mA	$V_I = -10.5$ V	-8.4	-7.6	V	1	1,2,3
			$V_I = -25$ V	-8.4	-7.6	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		2.4	mV/ $^\circ\text{C}$	4	2	
		$I_L = 5.0$ mA, $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		2.4	mV/ $^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$-25$ V $\leq V_I \leq -10.5$ V		80	mV	1	1	
		$-21$ V $\leq V_I \leq -11$ V		50	mV	1	1	
$V_R$ LOAD	Load Regulation	$5.0$ mA $\leq I_L \leq 500$ mA		160	mV	1	1	
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-25$ V $\leq V_I \leq -10.5$ V		0.4	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0$ mA $\leq I_L \leq 350$ mA		0.4	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage			2.3	V	1	1	
$I_{OS}$	Short Circuit Current	$V_I = -35$ V		1.0	A	1	1	
$I_{pk}$	Peak Output Current	$V_I - V_O = -10$ V	0.5	2.0	A	1	1	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = -13$ V, $I_L = 125$ mA, $e_i = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	50		dB	1	4	
$N_O$	Noise	$V_I = -13$ V, $I_L = 50$ mA, $10$ Hz $\leq f \leq 10$ kHz		400	$\mu$ V <sub>rms</sub>	4	9	

**Primary Burn-In Circuit**



**Equivalent Circuit (Note 2)**



**Notes**

1. Capacitor value necessary to suppress oscillations.
2. All resistor values in ohms.

EQ00900F

**FAIRCHILD**

A Schlumberger Company

MIL-STD-883  
July 1986—Rev 2<sup>5</sup>


# **$\mu$ A79M12QB**

## **3-Terminal Negative Voltage Regulator**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A79M12QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Connection Diagram  
20-Terminal CCP  
(Top View)**

13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A79M12HMQB	XC	3-Lead Can
$\mu$ A79M12LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

11502                    BXC                    3-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can Without Heat Sink <sup>11</sup>	0.18 W
Can With Heat Sink <sup>12</sup>	0.5 W
CCP Without Heat Sink <sup>13</sup>	0.4 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_W \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Slowly ramp input voltage up to -8.0 V. When circuit starts, output voltage will be as specified.
10. Internally limited.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
13. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

**Group C and D Endpoints: Group A, Subgroup 1**

# **$\mu$ A79M12QB**


## **$\mu$ A79M12QB**

**Electrical Characteristics**  $V_I = -19$  V,  $I_L = 350$  mA,  $C_I = 2.0$   $\mu$ F,  $C_O = 1.0$   $\mu$ F, unless otherwise specified.<sup>7</sup>


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		-12.5	-11.5	V	1	1
		$5.0$ mA $\leq I_L \leq 350$ mA, $V_I = -14.5$ V	-12.6	-11.4	V	1	1,2,3
		$V_I = -30$ V	-12.6	-11.4	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, $25^\circ C \leq T_A \leq 125^\circ C$		3.6	mV/ $^\circ$ C	4	2
		$I_L = 5.0$ mA, $-55^\circ C \leq T_A \leq 25^\circ C$		3.6	mV/ $^\circ$ C	4	3
$V_R$ LINE	Line Regulation	$-30$ V $\leq V_I \leq -14.5$ V		80	mV	1	1
		$-30$ V $\leq V_I \leq 15$ V		120	mV	1	2,3
		$-25$ V $\leq V_I \leq -15$ V		50	mV	1	1
				75	mV	1	2,3
$V_R$ LOAD	Load Regulation	$5.0$ mA $\leq I_L \leq 500$ mA		240	mV	1	1,2,3
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1
				3.0	mA	1	2,3
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-30$ V $\leq V_I \leq -14.5$ V		0.4	mA	1	1,2,3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0$ mA $\leq I_L \leq 350$ mA		0.4	mA	1	1,2,3
$V_{DO}$	Dropout Voltage			2.3	V	1	1
$I_{OS}$	Short Circuit Current	$V_I = -35$ V		1.0	A	1	1,2,3
$I_{pk}$	Peak Output Current	$V_I - V_O = -10$ V	0.5	2.0	A	1	1,2,3
$V_{RTH}$	Thermal Regulation	$V_I = -22$ V, $I_L = 500$ mA		120	mV	3	1
$V_{START}$	Voltage Start <sup>9</sup>			-4.75	V	1	1,2,3
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = -17$ V, $I_L = 125$ mA, $e_i = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	50		dB	1	4,5,6
$N_O$	Noise	$V_I = -17$ V, $I_L = 50$ mA, $10$ Hz $\leq f \leq 10$ kHz		600	$\mu$ V <sub>rms</sub>	4	9
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = -17$ V, $I_L = 5.0$ mA, $V_{pulse} = -3.0$ V		30	mV/V	4	9
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = -17$ V, $I_L = 50$ mA, $\Delta I_L = 200$ mA		2.5	mV/mA	4	9

**Primary Burn-In Circuit**

(38510/11502 may be used by FSC as an alternate)



**Equivalent Circuit (Note 2)**



**Notes**

1. Capacitor value necessary to suppress oscillations.
2. All resistor values in ohms.

# **$\mu$ A79M15QB**


## **3-Terminal Negative Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products


**Description**

The  $\mu$ A79M15QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.<sup>6</sup>

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****3-Lead TO-39 Can  
(Top View)**

Lead 3 connected to case.

**Connection Diagram  
20-Terminal CCP  
(Top View)**

13

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A79M15HMQB	XC	3-Lead Can
$\mu$ A79M15LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

11503	BXC	3-Lead Can
-------	-----	------------

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can Without Heat Sink <sup>11</sup>	0.18 W
Can With Heat Sink <sup>12</sup>	0.5 W
CCP Without Heat Sink <sup>13</sup>	0.4 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 4$  W.
9. Slowly ramp input voltage up to -8.0 V. When circuit starts, output voltage will be as specified.
10. Internally limited.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
13. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

# $\mu$ A79M15QB


## $\mu$ A79M15QB

**Electrical Characteristics**  $V_I = -23$  V,  $350$  mA,  $C_I = 2.0 \mu F$ ,  $C_O = 1.0 \mu F$ , unless otherwise specified.<sup>7</sup>


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		-15.6	-14.4	V	1	1	
		$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$	$V_I = -17.5 \text{ V}$	-15.75	-14.25	V	1	1,2,3
			$V_I = -30 \text{ V}$	-15.75	-14.25	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		4.5	$\text{mV}/^\circ\text{C}$	4	2	
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		4.5	$\text{mV}/^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$-30 \text{ V} \leq V_I \leq -17.5 \text{ V}$		80	mV	1	1	
		$-30 \text{ V} \leq V_I \leq 18.5 \text{ V}$		150	mV	1	2,3	
		$-28 \text{ V} \leq V_I \leq -18 \text{ V}$		50	mV	1	1	
				80	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		240	mV	1	1	
				300	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1	
				3.0	mA	1	2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-30 \text{ V} \leq V_I \leq -17.5 \text{ V}$		0.4	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 350 \text{ mA}$		0.4	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage			2.3	V	1	1	
$I_{OS}$	Short Circuit Current	$V_I = -35 \text{ V}$		1.0	A	1	1,2,3	
$I_{pk}$	Peak Output Current	$V_I - V_O = -10 \text{ V}$	0.5	2.0	A	1	1,2,3	
$V_{RTH}$	Thermal Regulation	$V_I = -25 \text{ V}, I_L = 500 \text{ mA}$		150	mV	4	1	
$V_{START}$	Voltage Start <sup>9</sup>			-4.75	V	1	1,2,3	
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = -20 \text{ V}, I_L = 125 \text{ mA}, e_I = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	50		dB	1	4,5,6	
$N_O$	Noise	$V_I = -20 \text{ V}, I_L = 50 \text{ mA}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		700	$\mu V_{rms}$	4	9	
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = -20 \text{ V}, I_L = 5.0 \text{ mA}, V_{pulse} = -3.0 \text{ V}$		30	$\text{mV}/\text{V}$	4	9	
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = -20 \text{ V}, I_L = 50 \text{ mA}, \Delta I_L = 200 \text{ mA}$		2.5	$\text{mV}/\text{mA}$	4	9	

**Primary Burn-In Circuit**

(38510/11503 may be used by FSC as an alternate)



**Equivalent Circuit (Note 2)**



**Notes**

1. Capacitor value necessary to suppress oscillations.
2. All resistor values in ohms.


# **$\mu$ A7905QB**

## **3-Terminal Negative Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A7905QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular  $\mu$ A7805QB Positive Voltage Regulator. The  $\mu$ A7905QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible.<sup>6</sup>

- **Output Current In Excess Of 1 A**
- **Internal Thermal Overload Protection**
- **Internal Short Circuit Current-Limiting**
- **Output Transistor Safe-Area Compensation**

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

CD01570F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A7905KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

11505	BYA	2-Lead Can
11505	BYC	2-Lead Can

# **$\mu$ A7905QB**

## **Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## **Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

## **Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

## **Group C and D Endpoints: Group A, Subgroup 1**

# **$\mu$ A7905QB**


 **$\mu$ A7905QB**

**Electrical Characteristics**  $V_I = -10$  V,  $I_L = 500$  mA,  $C_L = 2.0$   $\mu$ F,  $C_O = 1.0$   $\mu$ F, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_O$	Output Voltage <sup>8</sup>		-5.2	-4.8	V	1	1	
		$5.0$ mA $\leq I_L \leq 1.0$ A	$V_I = -8.0$ V	-5.3	-4.7	V	1	1,2,3
			$V_I = -20$ V	-5.3	-4.7	V	1	1,2,3
$\Delta V_O / \Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.5	mV/ $^\circ\text{C}$	4	2	
		$I_L = 5.0$ mA, $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		1.5	mV/ $^\circ\text{C}$	4	3	
$V_R$ LINE	Line Regulation	$-25$ V $\leq V_I \leq -7.0$ V		50	mV	1	1	
		$-25$ V $\leq V_I \leq -8.0$ V		75	mV	1	2,3	
		$-12$ V $\leq V_I \leq -8.0$ V		25	mV	1	1	
				50	mV	1	2,3	
$V_R$ LOAD	Load Regulation	$5.0$ mA $\leq I_L \leq 1.5$ A		100	mV	1	1,2,3	
		$250$ mA $\leq I_L \leq 750$ mA		35	mV	1	1	
				60	mV	1	2,3	
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1	
				3.0	mA	1	2,3	
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-25$ V $\leq V_I \leq -8.0$ V		1.3	mA	1	1,2,3	
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0$ mA $\leq I_L \leq 1.0$ A		0.5	mA	1	1,2,3	
$V_{DO}$	Dropout Voltage	$I_L = 1.0$ A		2.3	V	1	1	
$I_{OS}$	Short Circuit Current	$V_I = -35$ V		2.0	A	1	1,2,3	
$I_{pk}$	Peak Output Current	$V_I = -8.0$ V, $\Delta V_O = 0.48$ V	1.0	4.0	A	1	1,2,3	
$V_{RTH}$	Thermal Regulation	$V_I = -15$ V, $I_L = 1.0$ A		50	mV	1	1	
$V_{START}$	Voltage Start	$V_I = -20$ V, $R_L = 5.0$ $\Omega$	-5.25	-4.75	V	4	1,2,3	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = -10$ V, $I_L = 350$ mA, $e_I = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	45		dB	1	4,5,6	
$N_O$	Noise	$V_I = -10$ V, $I_L = 100$ mA, $10$ Hz $\leq f \leq 10$ kHz		250	$\mu$ V <sub>rms</sub>	4	9	
$\Delta V_O / \Delta V_I$	Line Transient Response	$V_I = -10$ V, $I_L = 5.0$ mA, $V_{pulse} = -3.0$ V		30	mV/V	4	9	
$\Delta V_O / \Delta I_L$	Load Transient Response	$V_I = -10$ V, $I_L = 100$ mA, $\Delta I_L = 400$ mA		2.5	mV/mA	4	9	

## Primary Burn-In Circuit


(38510/11505 may be used by FSC as an alternate)



### Note

1. Capacitor value necessary to suppress oscillations.

## Equivalent Circuit



**FAIRCHILD**

A Schlumberger Company

MIL-STD-883  
July 1986—Rev 1<sup>5</sup>


# $\mu$ A7912QB

## 3-Terminal Negative Voltage Regulator

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A7912QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular  $\mu$ A7812QB Positive Voltage Regulator. The  $\mu$ A7912QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible.<sup>6</sup>

- Output Current In Excess Of 1 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

CDO1370F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A7912KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

11506	BYA	2-Lead Can
11506	BYC	2-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_w \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

# μA7912QB


**μA7912QB**

**Electrical Characteristics**  $V_I = -19 \text{ V}$ ,  $I_L = 500 \text{ mA}$ ,  $C_I = 2.0 \text{ } \mu\text{F}$ ,  $C_O = 1.0 \text{ } \mu\text{F}$ , unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		-12.5	-11.5	V	1	1
		$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$	$V_I = -15.5 \text{ V}$	-12.6	-11.4	V	1, 2, 3
			$V_I = -27 \text{ V}$	-12.6	-11.4	V	1, 2, 3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.6	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		3.6	mV/°C	4	3
$V_R$ LINE	Line Regulation	$-30 \text{ V} \leq V_I \leq -14.5 \text{ V}$		120	mV	1	1
		$-30 \text{ V} \leq V_I \leq -15 \text{ V}$		120	mV	1	2, 3
		$-22 \text{ V} \leq V_I \leq -16 \text{ V}$		60	mV	1	1
				90	mV	1	2, 3
$V_R$ LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 1.5 \text{ A}$		120	mV	1	1
				240	mV	1	2, 3
		$250 \text{ mA} \leq I_L \leq 750 \text{ mA}$		84	mV	1	1
				160	mV	1	2, 3
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1
				3.0	mA	1	2, 3
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-30 \text{ V} \leq V_I \leq -15 \text{ V}$		1.0	mA	1	1, 2, 3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0 \text{ mA} \leq I_L \leq 1.0 \text{ A}$		0.5	mA	1	1, 2, 3
$V_{DO}$	Dropout Voltage	$I_L = 1.0 \text{ A}$		2.3	V	1	1
$I_{OS}$	Short Circuit Current	$V_I = -35 \text{ V}$		2.0	A	1	1, 2, 3
$I_{pk}$	Peak Output Current	$V_I = -15 \text{ V}$ , $\Delta V_O = 1.13 \text{ V}$	1.0	4.0	A	1	1, 2, 3
$V_{RTH}$	Thermal Regulation	$V_I = -22 \text{ V}$ , $I_L = 1.0 \text{ A}$		120	mV	1	1
$V_{START}$	Voltage Start	$V_I = -27 \text{ V}$ , $R_L = 12 \Omega$	-12.6	-11.4	V	1	1, 2, 3
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = -17 \text{ V}$ , $I_L = 350 \text{ mA}$ , $e_i = 1.0 \text{ V}_{rms}$ , $f = 2400 \text{ Hz}$	50		dB	1	4, 5, 6
$N_O$	Noise	$V_I = -17 \text{ V}$ , $I_L = 100 \text{ mA}$ , $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$		600	$\mu\text{V}_{rms}$	4	9
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = -17 \text{ V}$ , $I_L = 5.0 \text{ mA}$ , $V_{pulse} = -3.0 \text{ V}$		30	mV/V	4	9
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = -17 \text{ V}$ , $I_L = 100 \text{ mA}$ , $\Delta I_L = 400 \text{ mA}$		2.5	mV/mA	4	9

### Primary Burn-In Circuit


(38510/11506 may be used by FSC as an alternate)



#### Note

1. Capacitor value necessary to suppress oscillations.

### Equivalent Circuit



# **$\mu$ A7915QB**


## **3-Terminal Negative Voltage Regulator**

Aerospace and Defense Data Sheet  
Linear Products

**Description**

The  $\mu$ A7915QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular  $\mu$ A7815QB Positive Voltage Regulator. The  $\mu$ A7915QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible.<sup>6</sup>

- Output Current In Excess Of 1 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

**Connection Diagram****2-Lead TO-3 Can  
(Top View)**

CD01370F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A7915KMQB	YC	Mil-M-38510, Appendix C 2-Lead Can

**JAN Product Available**

11507	BYA	2-Lead Can
11507	BYC	2-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can Without Heat Sink <sup>10</sup>	0.71 W
Can With Heat Sink <sup>11</sup>	5.6 W
Input Voltage	-35 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. All characteristics except line and load transient response and noise are measured using pulse techniques ( $t_W \leq 10$  ms, duty cycle  $\leq 5\%$ ). Output voltage changes due to changes in the internal temperature must be taken into account separately.
8. Conditions given will result in the following:  $P_D \leq 15$  W.
9. Internally limited.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

# $\mu$ A7915QB


$\mu$ A7915QB

**Electrical Characteristics**  $V_I = -23$  V,  $I_L = 500$  mA,  $C_I = 2.0$   $\mu$ F,  $C_O = 1.0$   $\mu$ F, unless otherwise specified.<sup>7</sup>

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_O$	Output Voltage <sup>8</sup>		-15.6	-14.4	V	1	1
		$5.0$ mA $\leq I_L \leq 1.0$ A, $V_I = -18.5$ V	-15.75	-14.25	V	1	1,2,3
		$V_I = -30$ V	-15.75	-14.25	V	1	1,2,3
$\Delta V_O/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, $25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		4.5	mV/ $^\circ\text{C}$	4	2
		$I_L = 5.0$ mA, $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		4.5	mV/ $^\circ\text{C}$	4	3
$V_R$ LINE	Line Regulation	$-30$ V $\leq V_I \leq -17.5$ V		150	mV	1	1
		$-30$ V $\leq V_I \leq -18.5$ V		150	mV	1	2,3
		$-26$ V $\leq V_I \leq -20$ V		75	mV	1	1
				120	mV	1	2,3
$V_R$ LOAD	Load Regulation	$5.0$ mA $\leq I_L \leq 1.5$ A		150	mV	1	1
				300	mV	1	2,3
		$250$ mA $\leq I_L \leq 750$ mA		105	mV	1	1
				180	mV	1	2,3
$I_{SCD}$	Standby Current Drain			2.0	mA	1	1
				3.0	mA	1	2,3
$\Delta I_{SCD}$ (LINE)	Standby Current Drain Change (vs Line Voltage)	$-30$ V $\leq V_I \leq -18.5$ V		1.0	mA	1	1,2,3
$\Delta I_{SCD}$ (LOAD)	Standby Current Drain Change (vs Load Current)	$5.0$ mA $\leq I_L \leq 1.0$ A		0.5	mA	1	1,2,3
$V_{DO}$	Dropout Voltage	$I_L = 1.0$ A		2.3	V	1	1
$I_{OS}$	Short Circuit Current	$V_I = -35$ V		2.0	A	1	1,2,3
$I_{pk}$	Peak Output Current	$V_I = -18.5$ V, $\Delta V_O = 1.43$ V	1.0	4.0	A	1	1,2,3
$V_{RTH}$	Thermal Regulation	$V_I = -25$ V, $I_L = 1.0$ A		150	mV	1	1
$V_{START}$	Voltage Start	$V_I = -30$ V, $R_L = 15$ $\Omega$	-15.75	-14.25	V	1	1,2,3
$\Delta V_I/\Delta V_O$	Ripple Rejection	$V_I = -20$ V, $I_L = 350$ mA, $e_I = 1.0$ V <sub>rms</sub> , $f = 2400$ Hz	50		dB	1	4,5,6
$N_O$	Noise	$V_I = -20$ V, $I_L = 100$ mA, $10$ Hz $\leq f \leq 10$ kHz		700	$\mu$ V <sub>rms</sub>	4	9
$\Delta V_O/\Delta V_I$	Line Transient Response	$V_I = -20$ V, $I_L = 5.0$ mA, $V_{pulse} = -3.0$ V		30	mV/V	4	9
$\Delta V_O/\Delta I_L$	Load Transient Response	$V_I = -20$ V, $I_L = 100$ mA, $\Delta I_L = 400$ mA		2.5	mV/mA	4	9

**Primary Burn-in Circuit**


(38510/11507 may be used by FSC as an alternate)



**Note**

1. Capacitor value necessary to suppress oscillations.

**Equivalent Circuit**



# $\mu$ A1524AQB

## Advanced Regulating Pulse Width Modulator

Aerospace and Defense Data Sheet  
Linear Products

### Description

The  $\mu$ A1524AQB is an advanced regulating pulse width modulator which includes a precise 5.0 V reference trimmed to  $\pm 1\%$  accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5.0 V, eliminating the need for a reference divider; a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60 V, 200 mA uncommitted transistor switches which greatly enhance output versatility. Included is an under voltage lockout circuit which disables all the internal circuitry except the reference, until the input voltage has risen to 8.0 V. This holds standby current low until turn-on, simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 600 mV of hysteresis for jitter free activation. Also, included is a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments; logic to eliminate double pulsing on a single output; and a 200 ns external shutdown capability. The oscillator circuit is usable beyond 500 kHz and is easy to synchronize with an external clock pulse.<sup>2</sup>


- Precision Reference Internally Trimmed To  $\pm 1\%$
- High Performance Current-Limit Function
- Under Voltage Lockout With Hysteristic Turn-On
- Start-Up Supply Current Less Than 4.0 mA
- Output Current To 200 mA
- 60 V Output Capability
- Wide Common Mode Input Range For Both Error And Current Limit Amplifiers
- PWM Latch Insures Single Pulse Per Period
- Double Pulse Suppression Logic
- 200 ns Shutdown Through PWM Latch
- Guaranteed Frequency Accuracy

### Notes

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

### Connection Diagram

#### 16-Lead DIP (Top View)




CD01390F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A1524ADMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20







# $\mu$ A101AQB

## General Purpose Operational Amplifier


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A101AQB is a general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample and hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of 'latch-up' coupled with internal short circuit protection make the  $\mu$ A101AQB virtually fool-proof.<sup>6</sup>

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

**Connection Diagram**  
**14-Lead DIP**  
**(Top View)**
**Connection Diagram****8-Lead Can**  
**(Top View)**

Lead 4 connected to case.

**Connection Diagram**  
**10-Lead Flatpak**  
**(Top View)**
**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A101ADMQB	CA	D-1 14-Lead DIP
$\mu$ A101AHMQB	GC	A-1 8-Lead Can
$\mu$ A101AFMQB	HA	F-4 10-Lead Flatpak

**JAN Product Available**

10103	BCA	D-1 14-Lead DIP
10103	BCB	D-1 14-Lead DIP
10103	BGA	A-1 8-Lead Can
10103	BGC	A-1 8-Lead Can
10103	BHA	F-4 10-Lead Flatpak
10103	BHB	F-4 10-Lead Flatpak
10103	BPA	D-4 8-Lead DIP
10103	BPB	D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	±22 V
Differential Input Voltage	±30 V
Input Voltage <sup>12</sup>	±20 V
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 V_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C and 19 mV at -55°C.
8.  $P_C$  is guaranteed by  $I_{CC}$ :  $P_C = 40 I_{CC}$ .
9.  $V_{IF}$  is guaranteed by the CMR test.
10. BW guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
12. For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# **$\mu$ A101AQB**


## **$\mu$ A101AQB**

**Electrical Characteristics**  $V_{CC} = \pm 20$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$\pm 5.0$ V $\leq V_{CC} \leq \pm 20$ V, $R_S = 50 \Omega, V_{CM} = 0$ V		2.0	mV	1	1
					3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		25°C $\leq T_A \leq 125^\circ$ C		25	$\mu$ V/°C	4	2
			-55°C $\leq T_A \leq +25^\circ$ C		25	$\mu$ V/°C	4	3
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range		$R_{adj} = 5.1 \text{ M}\Omega$	1.0		mV	1	1,2,3
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		10	nA	1	1
					20	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		25°C $\leq T_A \leq 125^\circ$ C		0.1	nA/°C	4	2
			-55°C $\leq T_A \leq +25^\circ$ C		0.2	nA/°C	4	3
$I_{IB}$	Input Bias Current		$\pm 5.0$ V $\leq V_{CC} \leq \pm 20$ V, $V_{CM} = 0$ V		68	nA	1	1
					100	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			1.5		MΩ	1	1
$I_{CC}$	Supply Current				3.0	mA	1	1
					2.5	mA	1	2
					3.5	mA	1	3
$P_c$	Power Consumption <sup>8</sup>				120	mW	1	1
					100	mW	1	2
CMR	Common Mode Rejection		$V_{CM} = \pm 15$ V, $R_S = 50 \Omega$	80		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>			$\pm 15$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0$ V $\leq V_{CC} \leq \pm 20$ V, $R_S = 50 \Omega$		100	$\mu$ V/V	1	1,2,3
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15$ V		60	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 15$ V, $V_O = \pm 10$ V, $R_L = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15$ V	$R_L = 10 \text{ k}\Omega$	$\pm 12$		1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 50$ mV, $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		800	ns	3	9, 10, 11
		Overshoot			25	%	3	9, 10, 11
BW	Bandwidth <sup>10</sup>				0.437	MHz	3	9, 10, 11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.3	V/ $\mu$ s	3	9, 10
					0.2	V/ $\mu$ s	3	11
N <sub>I</sub> (BB)	Noise Broadband		BW = 5.0 kHz		15	$\mu$ V <sub>rms</sub>	4	9
N <sub>I</sub> (PC)	Noise Popcorn		BW = 5.0 kHz		80	$\mu$ V <sub>pk</sub>	4	9


**Primary Burn-In Circuit**

(38510/10103 may be used by FSC as an alternate)



CR05310F

**Equivalent Circuit**



EQ00031F

# $\mu$ A101QB

## General Purpose Operational Amplifier


Aerospace and Defense Data Sheet  
Linear Products

**Description**


The  $\mu$ A101QB is a general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample and hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of 'latch-up' coupled with internal short circuit protection make the  $\mu$ A101QB virtually fool-proof.<sup>6</sup>

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

### Connection Diagram 14-Lead DIP (Top View)


**Connection Diagram**

**8-Lead Can  
(Top View)**



Lead 4 connected to case.

### Connection Diagram 10-Lead Flatpak (Top View)

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A101DMQB	CA	D-1 14-Lead DIP
$\mu$ A101HMQB	GC	A-1 8-Lead Can
$\mu$ A101FMQB	HA	F-4 10-Lead Flatpak

**JAN Product Available**

10103	BCA	D-1 14-Lead DIP
10103	BCB	D-1 14-Lead DIP
10103	BGA	A-1 8-Lead Can
10103	BGC	A-1 8-Lead Can
10103	BHA	F-4 10-Lead Flatpak
10103	BHB	F-4 10-Lead Flatpak
10103	BPA	D-4 8-Lead DIP
10103	BPB	D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 30 V
Input Voltage <sup>12</sup>	± 20 V
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{BG}$ :  $Z_I = 4.0 \text{ V}_T/I_{BG}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 40 I_{CC}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
12. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


**μA101QB**

**Electrical Characteristics**  $V_{CC} = \pm 20$  V, unless otherwise specified.


Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , $R_S = 50 \Omega$ $V_{CM} = 0 \text{ V}$		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		25	$\mu\text{V}/^\circ\text{C}$	4	2
					25	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range		$R_{adj} = 5.1 \text{ M}\Omega$	1.0		mV	1	1,2,3
$I_{IO}$	Input Offset Current		$V_{CM} = 0 \text{ V}$		200	nA	1	1,2
					500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1	$\text{nA}/^\circ\text{C}$	4	2
					0.2	$\text{nA}/^\circ\text{C}$	4	3
$I_{IB}$	Input Bias Current		$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , $V_{CM} = 0 \text{ V}$		340	nA	1	1
					750	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			0.3		$\text{M}\Omega$	1	1
$I_{CC}$	Supply Current				3.0	mA	1	1
					2.5	mA	1	2
					3.5	mA	1	3
$P_c$	Power Consumption <sup>8</sup>				120	mW	1	1
					100	mW	1	2
CMR	Common Mode Rejection		$V_{CM} = \pm 15 \text{ V}$ , $R_S = 50 \Omega$	70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>			$\pm 15$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , $R_S = 50 \Omega$		316	$\mu\text{V}/\text{V}$	1	1,2,3
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15 \text{ V}$		60	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	50		$\text{V}/\text{mV}$	1	4
				25		$\text{V}/\text{mV}$	1	5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 12$		1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		800	ns	3	9, 10, 11
		Overshoot			25	%	3	9, 10, 11
BW	Bandwidth <sup>10</sup>			0.437		MHz	3	9, 10, 11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.3		$\text{V}/\mu\text{s}$	3	9, 10
				0.2		$\text{V}/\mu\text{s}$	3	11
$N_I \text{ (BB)}$	Noise Broadband		BW = 5.0 kHz		15	$\mu\text{V}_{rms}$	4	9
$N_I \text{ (PC)}$	Noise Popcorn		BW = 5.0 kHz		80	$\mu\text{V}_{pk}$	4	9

## **Primary Burn-In Circuit**

(38510/10103 may be used by FSC as an alternate)



## Equivalent Circuit



# **$\mu$ A108AQB**



## **Super Beta**

### **Operational Amplifier**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A108AQB Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The  $\mu$ A108AQB is specially selected for extremely low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.<sup>6</sup>

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range

**Connection Diagram**14-Lead DIP  
(Top View)**Connection Diagram**8-Lead Can  
(Top View)

Lead 4 connected to case.

**Connection Diagram**10-Lead Flatpak  
(Top View)**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A108ADMQB	CA	D-1 14-Lead DIP
$\mu$ A108AHMQB	GC	A-1 8-Lead Can
$\mu$ A108AFMQB	HA	F-4 10-Lead Flatpak

14

**JAN Product Available**

10104	BCA	D-1 14-Lead DIP
10104	BCC	D-1 14-Lead DIP
10104	BGA	A-1 8-Lead Can
10104	BGC	A-1 8-Lead Can
10104	BHA	F-4 10-Lead Flatpak
10104	BHB	F-4 10-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage <sup>10</sup>	± 20 V
Short Circuit Duration <sup>11</sup>	Indefinite
Differential Input Current <sup>12</sup>	± 10 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 2(V_T/I_{IB}) + 1001R_E(10^{-6})$ ,  $V_T = 26$  mV at 25°C,  $R_E = 1700 \Omega$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
10. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.


**μA108AQB**

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20\text{V}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 50 \text{ } \Omega$ , $V_{CM} = 0 \text{ V}$		0.5	mV	1	1
					1.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		5.0	$\mu\text{V}/^\circ\text{C}$	4	2
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		5.0	$\mu\text{V}/^\circ\text{C}$	4	3
$I_{IO}$	Input Offset Current		$V_{CM} = 0 \text{ V}$		0.2	nA	1	1
					0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		2.5	$\text{pA}/^\circ\text{C}$	4	2
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		5.0	$\text{pA}/^\circ\text{C}$	4	3
$I_{IB}$	Input Bias Current		$V_{CM} = 0 \text{ V}$		1.9	nA	1	1
					3.0	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			30		$M\Omega$	1	1
$I_{CC}$	Supply Current		$V_{CC} = \pm 20 \text{ V}$		0.6	mA	1	1,2
					0.8	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 15 \text{ V}$ , $V_{CM} = \pm 13.5 \text{ V}$ , $R_S = 50 \text{ } \Omega$	96		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>		$V_{CC} = \pm 15 \text{ V}$	$\pm 13.5$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , $R_S = 50 \text{ } \Omega$		16	$\mu\text{V}/\text{V}$	1	1,2,3
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15 \text{ V}$		15	mA	3	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	80		V/mV	1	4
				40		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	$\pm 13$		V	1	4,5,6
$TR(t_r)$	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		1000	ns	3	9, 10, 11
		Overshoot			50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.05		$\text{V}/\mu\text{s}$	3	9, 10, 11
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20 \text{ V}$ , BW = 5.0 kHz		15	$\mu\text{V}_{\text{rms}}$	4	9
$N_I$ (PC)	Noise Popcorn		$V_{CC} = \pm 20 \text{ V}$ , BW = 5.0 kHz		40	$\mu\text{V}_{\text{pk}}$	4	9


**Primary Burn-In Circuit**

(38510/10104 may be used by FSC as an alternate)



CR05320F

**Equivalent Circuit**



EG00091F

# $\mu$ A108QB




## Super Beta

### Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A108QB Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The  $\mu$ A108QB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.<sup>6</sup>

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range

**Connection Diagram**  
**14-Lead DIP**  
**(Top View)**

**Connection Diagram**  
**8-Lead Can**  
**(Top View)**

**Connection Diagram**  
**10-Lead Flatpak**  
**(Top View)**
**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A108DMQB	CA	D-1 14-Lead DIP
$\mu$ A108HMQB	GC	A-1 8-Lead Can
$\mu$ A108FMQB	HA	F-4 10-Lead Flatpak

**JAN Product Available**

10104	BCA	D-1 14-Lead DIP
10104	BCC	D-1 14-Lead DIP
10104	BGA	A-1 8-Lead Can
10104	BGC	A-1 8-Lead Can
10104	BHA	F-4 10-Lead Flatpak
10104	BHB	F-4 10-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage <sup>10</sup>	± 20 V
Short Circuit Duration <sup>11</sup>	Indefinite
Differential Input Current <sup>12</sup>	± 10 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 2(V_T/I_{IB}) + 1001R_E(10^{-6})$ ,  $V_T = 26$  mV at 25°C,  $R_E = 1700 \Omega$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
10. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

# $\mu$ A108QB


## $\mu$ A108QB

**Electrical Characteristics**  $\pm 5.0 \leq V_{CC} \leq \pm 20$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = 0$ V		2.0	mV	1	1
					3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		15	$\mu V/^\circ C$	4	2
			$-55^\circ C \leq T_A \leq +25^\circ C$		15	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		0.2	nA	1	1
					0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		2.5	$pA/^\circ C$	4	2
			$-55^\circ C \leq T_A \leq +25^\circ C$		5.0	$pA/^\circ C$	4	3
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		1.9	nA	1	1
					3.0	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			30		M $\Omega$	1	1
$I_{CC}$	Supply Current		$V_{CC} = \pm 20$ V		0.6	mA	1	1,2
					0.8	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 15$ V, $V_{CM} = \pm 13.5$ V, $R_S = 50 \Omega$	85		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>		$V_{CC} = \pm 15$ V	$\pm 13.5$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0$ V $\leq V_{CC} \leq \pm 20$ V, $R_S = 50 \Omega$		100	$\mu V/V$	1	1,2,3
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15$ V		15	mA	3	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 15$ V, $V_O = \pm 10$ V, $R_L = 10$ k $\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15$ V, $R_L = 10$ k $\Omega$	$\pm 13$		V	1	4,5,6
$TR(t_r)$	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		1000	ns	3	9, 10, 11
		Overshoot			50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20$ V, $R_L = 2.0$ k $\Omega$ , $A_V = 1.0$	0.05		V/ $\mu$ s	3	9, 10, 11
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		15	$\mu V_{rms}$	4	9
$N_I$ (PC)	Noise Popcorn		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		40	$\mu V_{pk}$	4	9


**Primary Burn-In Circuit**

(38510/10104 may be used by FSC as an alternate)



CR05320F

**Equivalent Circuit**



EO00091F


# **$\mu$ A110QB**

## **Voltage Follower**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A110QB is a monolithic operational amplifier internally connected as a unity gain non-inverting amplifier. It is constructed using the Fairchild Planar Epitaxial process. This circuit is ideal for such applications as fast sample-and-hold circuits, active filters, or as general purpose buffers. Super beta transistors are used interchangeably with the  $\mu$ A101QB and the  $\mu$ A741QB in voltage follower applications. It features low, offset voltage, drift, bias current, noise; plus high speed and a wide operating voltage range.<sup>6</sup>

- High Slew Rate
- Low Input Current
- Internally Compensated
- Plug-In Replacement For Both The  $\mu$ A101QB And  $\mu$ A741QB Voltage Follower Applications
- Wide Range Of Supply Voltage

**Connection Diagram****8-Lead Can  
(Top View)**

CD02150F

Lead 4 Connected case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A110HMQB	GC	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
Can	330 mW
Supply Voltage	$\pm 18$ V
Input Voltage <sup>9</sup>	$\pm 15$ V
Short Circuit Duration <sup>10</sup>	Indefinite

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. BW is guaranteed by  $t_f$ :  $BW = 0.35/t_f$
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate at 150°C/C/W.
9. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.
10. Short circuit may be ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. It is necessary to insert a resistor greater than 2.0 k $\Omega$  in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**μA110QB**

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 18 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$V_{CM} = 0 \text{ V}$		4.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Offset Voltage Temperature Drift		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	2
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range		$V_{CC} = \pm 18 \text{ V}$	7.5		mV	1	1,2,3
$I_{IB}$	Input Bias Current		$V_{CM} = 0 \text{ V}$		3.0	nA	1	1
					10	nA	1	2,3
$Z_I$	Input Impedance		$V_{CC} = \pm 18 \text{ V}$	10000		$M\Omega$	1	1
$I_{CC}$	Supply Current		$V_{CC} = \pm 18 \text{ V}$		5.5	mA	1	1
					4.0	mA	1	2
					8.0	mA	1	3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 18 \text{ V}$		316	$\mu\text{V/V}$	1	1,2,3
$I_{OS+}$	Positive Output Short Circuit Current		$V_{CC} = \pm 18 \text{ V}, V_O = +15 \text{ V}$	10	35	mA	4	1,2,3
$I_{OS-}$	Negative Output Short Circuit Current		$V_{CC} = \pm 18 \text{ V}, V_O = -15 \text{ V}$	1.5	10	mA	4	1,2,3
$R_O$	Output Resistance		$V_{CC} = \pm 18 \text{ V}$		2.5	$\Omega$	1	1
					4.0	$\Omega$	1	2,3
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V}, R_L = 8.0 \text{ k}\Omega$	0.999		V/V	1	4,5,6
			$V_{CC} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$	0.999		V/V	1	4,5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 18 \text{ V}$		60	ns	4	9, 10, 11
		Overshoot			50	%	4	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 18 \text{ V}$	15		$\text{V}/\mu\text{s}$	4	9, 10, 11
BW	Bandwidth <sup>7</sup>		$V_{CC} = \pm 18 \text{ V}$	6.0		MHz	4	9, 10, 11

**Primary Burn-In Circuit**

CR05330F

**Note**

1. A 30 pF connected between the two offset null leads is optional.

**Equivalent Circuit**

EQ00860F

# $\mu$ A124QB

## Quad

### Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


**Description**

The  $\mu$ A124QB Quad Operational Amplifier consists of four independent high gain, internal frequency-compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. It is constructed using the Fairchild Planar Epitaxial process. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage.<sup>6</sup>

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range
- Power Drain Suitable For Battery Operation

**Connection Diagram**


14-Lead DIP  
(Top View)



CD00661F

**Connection Diagram**


14-Lead Flatpak  
(Top View)



CD02090F

**Connection Diagram**

20-Terminal CCP  
(Top View)



CD02100F

14

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A124DMQB	CA	D-1 14-Lead DIP
$\mu$ A124FMQB	AA	F-1 14-Lead Flatpak
$\mu$ A124LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

11005	BCA	D-1 14-Lead DIP
11005	BCB	D-1 14-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
Flatpak	350 mW
DIP and CCP	400 mW
Supply Voltage	±18 V or 36 V
Differential Input Voltage <sup>9</sup>	36 V
Input Voltage <sup>10</sup>	-0.3 V to +36 V
Input Current	10 mA
Short Circuit Duration <sup>11</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IR}$  is guaranteed by the  $V_{IO}$  test.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.
9. The differential input voltage shall not exceed the supply voltage.
10. For supply voltages less than 36 V, the absolute maximum input voltage is equal to the supply voltage. The input common mode voltage or either signal input voltage should not be allowed to go negative more than 0.3 V.
11. Short circuit may be to ground or negative supply. Rating applies to 125°C case temperature or 75°C ambient temperature. Short circuits from the output to V+ can cause excessive heating and eventual destruction. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.


**$\mu$ A124QB**

**Electrical Characteristics**  $V+ = 5.0 \text{ V}$ ,  $V- = 0 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	5.0 $\text{V} \leq V+$ $\leq 30 \text{ V}$ , $R_S = 10 \text{ k}\Omega$ , $V_O = 1.4 \text{ V}$	0 $\text{V} \leq V_{CM} \leq$ $V+ - 1.5 \text{ V}$		5.0	mV	1	1
			0 $\text{V} \leq V_{CM} \leq$ $V+ - 2.0 \text{ V}$		7.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			30	$\mu\text{V}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$			30	$\mu\text{V}/^\circ\text{C}$	4	3
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$			30	nA	1	1
					100	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			400	$\text{pA}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$			700	$\text{pA}/^\circ\text{C}$	4	3
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		-150		nA	1	1
				-300		nA	1	2,3
$I_{CC}$	Supply Current (Total)	$R_L = \infty$ on all Op Amps	$V+ = 5.0 \text{ V}$		1.2	mA	1	1,2,3
			$V+ = 30 \text{ V}$		3.0	mA	1	1,2,3
$CMR$	Common Mode Rejection	$V+ = 30 \text{ V}$ , $R_S = 50 \text{ }\Omega$	$V_{CM} = 28.5 \text{ V}$	70		dB	1	1
			$V_{CM} = 28 \text{ V}$	68		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>7</sup>	$5.0 \text{ V} \leq V+ \leq 30 \text{ V}$ , $V_O = 1.4 \text{ V}$		0	$V+ - 1.5$	V	1	1
				0	$V+ - 2.0$	V	1	2,3
PSRR	Power Supply Rejection Ratio	$5.0 \text{ V} \leq V+ \leq 32 \text{ V}$ , $R_S = 50 \text{ }\Omega$			562	$\mu\text{V/V}$	1	1
$I_{OS}$	Output Short Circuit Current			-70		mA	1	1,2,3
$I_{OH}$	Output Source Current	$V+ = 15 \text{ V}$ , $V_O = \text{GND}$			-20	mA	1	1,2,3
					-10	mA	1	2,3
$I_{OL}$	Output Sink Current	$V_O = 200 \text{ mV}$		12		$\mu\text{A}$	1	1
		$V+ = 15 \text{ V}$ , $V_O = 15 \text{ V}$		10		mA	1	1
				5.0		mA	1	2,3
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$		50		$\text{V/mV}$	1	4
				25		$\text{V/mV}$	1	5,6
$V_{OH}$	High Level Output Voltage	$V+ = 30 \text{ V}$	$R_L = 10 \text{ k}\Omega$	27		V	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	26		V	1	4,5,6
$V_{OL}$	Low Level Output Voltage	$R_L = 10 \text{ k}\Omega$			20	mV	1	4,5,6
$TR(t_r)$	Transient Response	Rise Time	$V+ = 30 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		1.0	$\mu\text{s}$	3	9,10,11
					50	%	3	9,10,11
SR	Slew Rate	$V+ = 30 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.1		$\text{V}/\mu\text{s}$	3	9,10,11
CS	Channel Separation	$V+ = 30 \text{ V}$		80		dB	4	9
$N_I$ (BB)	Noise Broadband	$V_{CC} = \pm 15 \text{ V}$ , $R_S = 50 \text{ }\Omega$			15	$\mu\text{V}_{\text{rms}}$	4	9
$N_I$ (PC)	Noise Popcorn	$V_{CC} = \pm 15 \text{ V}$ , $R_S = 20 \text{ k}\Omega$			50	$\mu\text{V}_{\text{pk}}$	4	9


**Primary Burn-In Circuit**

(38510/11005 may be used by FSC as an alternate)



CR05900F

**Equivalent Circuit (1/4 of circuit shown)**



EQ00121F

# **$\mu$ A148QB**

## **Quad**


### **Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A148QB is a true quad  $\mu$ A741QB. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar  $\mu$ A741QB Operational Amplifier. In addition, the total supply current for all four amplifiers is comparable to the supply current of a single  $\mu$ A741QB type op amp.

Other features include input offset currents and input bias currents which are much less than those of a standard  $\mu$ A741QB. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.<sup>6</sup>

- **$\mu$ A741QB Op Amp Operating Characteristics**
- **Low Supply Current Drain**
- **Class AB Output Stage—No Crossover Distortion**
- **Lead Compatible With The  $\mu$ A124QB**
- **Low Input Offset Voltage**
- **Low Input Offset Current**
- **Low Input Bias Current**
- **Gain Bandwidth Product For  $\mu$ A148QB (Unity Gain)—1 MHz Typical**
- **High Degree Of Isolation Between Amplifiers**
- **Overload Protection For Inputs And Outputs**

**Connection Diagram****14-Lead DIP  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A148DMQB	CA	Mil-M-38510, Appendix C D-1 14-Lead DIP

**JAN Product Available**

11001	BCA	D-1 14-Lead DIP
11001	BCB	D-1 14-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage <sup>10</sup>	$\pm 30$ V
Input Voltage <sup>11</sup>	$\pm 20$ V
Input Current	10 mA
Short Circuit Duration <sup>12</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 \frac{V_T}{I_{IB}}$ ,  $V_T = 26$  mV at 25°C, 34 mV at 125°C and 19 mV at -55°C.
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
10. The differential input voltage shall not exceed the supply voltage.
11. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted simultaneously as the maximum junction temperature will be exceeded.

# $\mu$ A148QB


## $\mu$ A148QB

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 10$ k $\Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1	
					6.0	mV	1	2,3	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		25	$\mu V/^\circ C$	4	2	
			$-55^\circ C \leq T_A \leq +25^\circ C$		25	$\mu V/^\circ C$	4	3	
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		25	nA	1	1	
					75	nA	1	2,3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		200	$pA/^\circ C$	4	2	
			$-55^\circ C \leq T_A \leq +25^\circ C$		400	$pA/^\circ C$	4	3	
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		100	nA	1	1	
					325	nA	1	2,3	
$Z_I$	Input Impedance <sup>7</sup>			0.8		M $\Omega$	1	1	
				0.4		M $\Omega$	1	2	
$I_{CC}$	Supply Current (Total)				3.6	mA	1	1,2	
					4.2	mA	1	3	
CMR	Common Mode Rejection	$V_{CM} = \pm 12$ V, $R_S = 50$ $\Omega$		70		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>8</sup>			$\pm 12$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio	$\pm 5.0$ V $\leq V_{CC} \leq \pm 22$ V, $R_S = 50$ $\Omega$			142	$\mu V/V$	1	1,2,3	
$I_{OS}$	Output Short Circuit Current				55	mA	1	1,2	
					75	mA	1	3	
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4	
				25		V/mV	1	5,6	
$V_{OP}$	Output Voltage Swing		$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4,5,6	
			$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6	
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		1.0	$\mu s$	3	9, 10, 11	
		Overshoot			50	%	3	9, 10, 11	
SR	Slew Rate	$V_{CC} = \pm 20$ V, $R_L = 2.0$ k $\Omega$ , $A_V = 1.0$		0.2		V/ $\mu s$	3	9, 10, 11	
CS	Channel Separation		80		dB	4	9		
$N_I$ (BB)	Noise Broadband	$V_{CC} = \pm 20$ V			15	$\mu V_{rms}$	4	9	
$N_I$ (PC)	Noise Popcorn				40	$\mu V_{pk}$	4	9	


**Primary Burn-In Circuit**

(38510/11001 may be used by FSC as an alternate)



CR05290F

**Equivalent Circuit (1/4 of Circuit)**



[ ] = CROSSUNDER

EQ00061F

# $\mu$ A1558QB

## Dual Internally Compensated Operational Amplifier


Aerospace and Defense Data Sheet  
Linear Products

**Description**

The  $\mu$ A1558QB is a monolithic pair of internally compensated, high performance amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the  $\mu$ A1558QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier and general feedback applications.


The  $\mu$ A1558QB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll off insures stability in closed loop applications.<sup>6</sup>

- No Frequency Compensation Required
- Short Circuit Protection
- Large Common Mode And Differential Voltage Range
- Low Power Consumption
- No Latch-Up

**Connection Diagram**
**8-Lead Can  
(Top View)**


CD00471F

Lead 4 connected to case.

**Connection Diagram**
**8-Lead DIP  
(Top View)**


CD00650F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A1558HMQB	GC	A-1 8-Lead Can
$\mu$ A1558RMQB	PA	D-4 8-Lead DIP

14

**JAN Product Available**

10108	BGA	A-1 8-Lead Can
10108	BGC	A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can	350 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 30 V
Input Voltage <sup>12</sup>	± 20 V
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 \text{ V}_T / I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $P_C$  is guaranteed by  $I_{CC}$ :  $P_C = 30 \text{ I}_{CC}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and 120°C/W for the DIP.
12. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# $\mu$ A1558QB


## $\mu$ A1558QB

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 10$ k $\Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		15	$\mu V/^\circ C$	4	2
					15	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		200	nA	1	1
					500	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		1.0	nA/ $^\circ C$	4	2
					1.0	nA/ $^\circ C$	4	3
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		340	nA	1	1
					1500	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			0.3		M $\Omega$	1	1
				0.2		M $\Omega$	1	2
$I_{CC}$	Supply Current (Total)				5.6	mA	1	1
					5.0	mA	1	2
					6.6	mA	1	3
$P_c$	Power Consumption (Total) <sup>8</sup>				150	mW	1	1
CMR	Common Mode Rejection		$V_{CM} = \pm 12$ V, $R_S = 50$ $\Omega$	70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>			$\pm 12$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0$ V $\leq V_{CC} \leq \pm 22$ V, $R_S = 50$ $\Omega$		150	$\mu V/V$	1	1,2,3,
$I_{OS}$	Output Short Circuit Current				60	mA	1	1,2,3
Avs	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4,5,6
				$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		800	ns	3	9, 10, 11
		Overshoot			25	%	3	9, 10, 11
BW	Bandwidth <sup>10</sup>			0.437		MHz	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20$ V, $R_L = 2.0$ k $\Omega$ , $A_V = 1.0$	0.3		V/ $\mu s$	3	9, 10, 11
CS	Channel Separation		$V_{CC} = \pm 20$ V	80		dB	1	9
N <sub>I</sub> (BB)	Noise Broadband		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		15	$\mu V_{rms}$	4	9
N <sub>I</sub> (PC)	Noise Popcorn		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		40	$\mu V_{pk}$	4	9

**Primary Burn-In Circuit**

(38510/10108 may be used by FSC as an alternate)



**Equivalent Circuit (1/2 of circuit)**



EQ00011F

# $\mu$ A2101AQB

## Dual General Purpose Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A2101AQB is a dual general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch-up coupled with internal short circuit protection make the  $\mu$ A2101AQB virtually foolproof.<sup>6</sup>

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

### Connection Diagram

#### 16-Lead DIP (Top View)



CD02010F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A2101ADMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

### JAN Product Available

10105	BEA	D-2 16-Lead DIP
10105	BEB	D-2 16-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>10</sup>	$\pm 20$ V
Short Circuit Duration <sup>11</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IR}$  is guaranteed by the CMR test.
8. BW is guaranteed by  $t_f$ ;  $BW = 0.35/t_f$ .
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
10. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# μA2101AQB


## μA2101AQB

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = \pm 15 \text{ V}$	2.0	mV	1	1		
				3.0	mV	1	2,3		
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	2	2	
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		18	$\mu\text{V}/^\circ\text{C}$	2	3	
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range		$V_{CC} = \pm 20 \text{ V}$	4.0		mV	1	1,2,3	
$I_{IO}$	Input Offset Current		$V_{CM} = \pm 15 \text{ V}$		10	nA	1	1,2	
					20	nA	1	3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1	$\text{nA}/^\circ\text{C}$	2	2	
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.2	$\text{nA}/^\circ\text{C}$	2	3	
$I_{IB}$	Input Bias Current		$V_{CM} = \pm 15 \text{ V}$		75	nA	1	1,2	
					100	nA	1	3	
$I_{CC}$	Supply Current (Total)		$V_{CC} = \pm 15 \text{ V}$		6.0	mA	1	1	
					5.0	mA	1	2	
					7.0	mA	1	3	
CMR	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$ , $R_S = 50 \Omega$	80		dB	1	1,2,3	
V <sub>IR</sub>	Input Voltage Range <sup>7</sup>		$V_{CC} = \pm 20 \text{ V}$	$\pm 15$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio		$V_+ = 10 \text{ V}$ , $V_- = -20 \text{ V}$ to $V_+ = 20 \text{ V}$ , $V_- = 10 \text{ V}$ , $R_S = 50 \Omega$		50	$\mu\text{V}/\text{V}$	1	1	
					100	$\mu\text{V}/\text{V}$	1	2,3	
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15 \text{ V}$ , $t \leq 25 \text{ ms}$		60	mA	1	1,2,3	
Avs	Large Signal Voltage Gain		$V_{CC} = \pm 20 \text{ V}$ , $V_O = \pm 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	50		$\text{V}/\text{mV}$	1	4	
				25		$\text{V}/\text{mV}$	1	5,6	
			$V_{CC} = \pm 5.0 \text{ V}$ , $V_O = \pm 2.0 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	10		$\text{V}/\text{mV}$	1	4,5,6	
V <sub>OP</sub>	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 16$		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	$\pm 15$		V	1	4,5,6
TR(t <sub>r</sub> )	Transient Response	Rise Time	$V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		800	ns	3	9, 10, 11	
TR(o <sub>s</sub> )		Overshoot			25	%	3	9, 10, 11	
BW	Bandwidth <sup>8</sup>			0.437		MHz	3	9, 10, 11	
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.3		$\text{V}/\mu\text{s}$	3	9, 10	
				0.2		$\text{V}/\mu\text{s}$	3	11	
CS	Channel Separation		$V_{CC} = \pm 20 \text{ V}$	80		dB	1	9	
N <sub>I</sub> (BB)	Noise Broadband		BW = 5.0 kHz		15	$\mu\text{V}_{\text{rms}}$	4	9	
N <sub>I</sub> (PC)	Noise Popcorn		BW = 5.0 kHz		80	$\mu\text{V}_{\text{pk}}$	4	9	


## Primary Burn-In Circuit

(38510/10105 may be used by FSC as an alternate)



CR0515IF

## Equivalent Circuit



EQ00031F

# $\mu$ A2101QB

## Dual General Purpose Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A2101QB is a dual general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch-up coupled with internal short circuit protection make the  $\mu$ A2101QB virtually foolproof.<sup>6</sup>

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

### Connection Diagram

16-Lead DIP  
(Top View)



### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A2101DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

### JAN Product Available

10105	BEA	D-2 16-Lead DIP
10105	BEB	D-2 16-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>10</sup>	$\pm 20$ V
Short Circuit Duration <sup>11</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IR}$  is guaranteed by the CMR test.
8. BW is guaranteed by  $t_r$ ;  $BW = 0.35/t_r$ .
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
10. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


**$\mu$ A2101QB**

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = \pm 15 \text{ V}$		4.0	mV	1	1		
				5.0	mV	1	2,3		
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	2		
				18	$\mu\text{V}/^\circ\text{C}$	4	3		
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range	$V_{CC} = \pm 20 \text{ V}$		4.0		mV	1	1,2,3	
$I_{IO}$	Input Offset Current	$V_{CM} = \pm 15 \text{ V}$		100	nA	1	1,2		
				200	nA	1	3		
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1	$\text{nA}/^\circ\text{C}$	4	2		
				0.2	$\text{nA}/^\circ\text{C}$	4	3		
$I_{IB}$	Input Bias Current	$V_{CM} = \pm 15 \text{ V}$		200	nA	1	1,2		
				300	nA	1	3		
$I_{CC}$	Supply Current (Total)	$V_{CC} = \pm 15 \text{ V}$		6.0	mA	1	1		
				5.0	mA	1	2		
				7.0	mA	1	3		
CMR	Common Mode Rejection	$V_{CC} = \pm 20 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$		75		dB	1	1,2,3	
$R_S = 50 \Omega$									
$V_{IR}$	Input Voltage Range <sup>7</sup>	$V_{CC} = \pm 20 \text{ V}$		$\pm 15$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio	$V_+ = 10 \text{ V}$ , $V_- = -20 \text{ V}$ to $V_+ = 20 \text{ V}$ , $V_- = 10 \text{ V}$ , $R_S = 50 \Omega$		100	$\mu\text{V}/\text{V}$	1	1		
				178	$\mu\text{V}/\text{V}$	1	2,3		
$I_{OS}$	Output Short Circuit Current	$V_{CC} = \pm 15 \text{ V}$ , $t \leq 25 \text{ ms}$		70	mA	1	1,2,3		
Avs	Large Signal Voltage Gain	$V_{CC} = \pm 20 \text{ V}$ , $V_O = \pm 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$		50		V/mV	1	4	
				25		V/mV	1	5,6	
		$V_{CC} = \pm 5.0 \text{ V}$ , $V_O = \pm 2.0 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$		10		V/mV	1	4,5,6	
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 20 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 16$		V	1	4,5,6	
			$R_L = 2.0 \text{ k}\Omega$	$\pm 15$		V	1	4,5,6	
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		800	ns	3	9, 10, 11	
TR( $o_s$ )		Overshoot			25	%	3	9, 10, 11	
BW	Bandwidth <sup>8</sup>			0.437		MHz	3	9, 10, 11	
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$		0.3		V/ $\mu$ s	3	9, 10	
				0.2		V/ $\mu$ s	3	11	
CS	Channel Separation	$V_{CC} = \pm 20 \text{ V}$		80		dB	1	9	
$N_I$ (BB)	Noise Broadband	$BW = 5.0 \text{ kHz}$			15	$\mu\text{V}_{rms}$	4	9	
$N_I$ (PC)	Noise Popcorn	$BW = 5.0 \text{ kHz}$			80	$\mu\text{V}_{pk}$	4	9	


## Primary Burn-In Circuit

(38510/10105 may be used by FSC as an alternate)



CR05151F

## Equivalent Circuit




EQ00031F

# **$\mu$ A2108AQB** **Dual Super Beta** **Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A2108AQB Dual Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drift are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The  $\mu$ A2108AQB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.<sup>6</sup>

- **Guaranteed Low Input Offset Characteristics**
- **High Input Impedance**
- **Low Offset Current**
- **Low Bias Current**
- **Operation Over Wide Supply Range**

**Connection Diagram****16-Lead DIP  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A2108ADMQB	EC	Mil-M-38510, Appendix C D-2 16-Lead DIP

**JAN Product Available**

10106	BEC	D-2 16-Lead DIP
-------	-----	-----------------

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 5.0$ V
Input Voltage <sup>10</sup>	$\pm 20$ V
Short Circuit Duration <sup>11</sup>	Indefinite
Differential Input Current <sup>12</sup>	$\pm 10$ mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 2[(V_T/I_{IB}) + 1001R_E(10^{-6})]$ ,  $V_T = 26$  mV at 25°C,  $R_E = 1700 \Omega$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
10. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.


**$\mu$ A2108AQB**

**Electrical Characteristics**  $V_{CC} = \pm 5.0$  V and  $\pm 20$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$	0.5	mV	1	1		
				1.0	mV	1	2,3		
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	5.0	$\mu\text{V}/^\circ\text{C}$	2	2		
				5.0	$\mu\text{V}/^\circ\text{C}$	2	3		
$I_{IO}$	Input Offset Current		$-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$	0.2	nA	1	1		
				0.4	nA	1	2,3		
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	2.5	$\text{pA}/^\circ\text{C}$	2	2		
				5.0	$\text{pA}/^\circ\text{C}$	2	3		
$I_{IB}$	Input Bias Current		$-15 \text{ V} \leq V_{CM} \leq +15 \text{ V}$	1.9	nA	1	1,2		
				3.0	nA	1	3		
$Z_I$	Input Impedance <sup>7</sup>			30		M $\Omega$	1	1	
$I_{CC}$	Supply Current (Total)		$V_{CC} = \pm 15 \text{ V}$	1.2	mA	1	1,2		
				1.6	mA	1	3		
CMR	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$ , $R_S = 50 \Omega$	96		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>8</sup>			$\pm 15$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio		$V+ = 10 \text{ V}$ , $V- = -20 \text{ V}$ to $V+ = 20 \text{ V}$ , $V- = -10 \text{ V}$ , $R_S = 50 \Omega$	16	$\mu\text{V}/\text{V}$	1	1,2,3		
$I_{OS}$	Output Short Circuit Current			15	mA	1	1,2,3		
Avs	Large Signal Voltage Gain		$V_{CC} = \pm 20 \text{ V}$ , $V_O = \pm 15 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	80		V/mV	1	4	
				40		V/mV	1	5,6	
			$V_{CC} = \pm 5.0 \text{ V}$ , $V_O = \pm 2.0 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	20		V/mV	1	4,5,6	
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	$\pm 16$		V	1	4,5,6	
TR( $t_r$ )	Transient Response	Rise Time		1000	ns	3	9, 10, 11		
		Overshoot	$V_{CC} = \pm 20 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$	50	%	3	9, 10, 11		
SR	Slew Rate			0.05		V/ $\mu$ s	3	9, 10, 11	
CS	Channel Separation		$V_{CC} = \pm 20 \text{ V}$	80		dB	1	9	
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20 \text{ V}$ , BW = 5.0 kHz	15	$\mu\text{V}_{rms}$	4	9		
$N_I$ (PC)	Noise Popcorn			40	$\mu\text{V}_{pk}$	4	9		


## Primary Burn-In Circuit

(38510/10106 may be used as an alternate)



CR05140F

## Equivalent Circuit



EQ000091F

# $\mu$ A2108QB

## Dual Super Beta Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A2108QB Dual Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drift are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The  $\mu$ A2108QB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.<sup>6</sup>

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range

### Connection Diagram

16-Lead DIP  
(Top View)



CD01990F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A2108DMQB	EC	Mil-M-38510, Appendix C D-2 16-Lead DIP

### JAN Product Available

10106	BEC	D-2 16-Lead DIP
-------	-----	-----------------

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Supply Voltage	±22 V
Differential Input Voltage	±5.0 V
Input Voltage <sup>10</sup>	±20 V
Short Circuit Duration <sup>11</sup>	Indefinite
Differential Input Current <sup>12</sup>	±10 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Input impedance is guaranteed by  $I_{IB}$ :  $Z_I = 2[(V_T/I_{IB}) + 1001R_E(10^{-6})]$ ,  $V_T = 26 \text{ mV}$  at 25°C,  $R_E = 1700 \Omega$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
10. For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

# $\mu$ A2108QB


## $\mu$ A2108QB

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = \pm 15 \text{ V}$	2.0	mV	1	1		
				3.0	mV	1	2,3		
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	15	$\mu\text{V}/^\circ\text{C}$	2	2		
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$	15	$\mu\text{V}/^\circ\text{C}$	2	3		
$I_{IO}$	Input Offset Current		$V_{CM} = \pm 15 \text{ V}$	0.2	nA	1	1		
				0.4	nA	1	2,3		
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	2.5	$\text{pA}/^\circ\text{C}$	2	2		
			$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$	2.5	$\text{pA}/^\circ\text{C}$	2	3		
$I_{IB}$	Input Bias Current		$V_{CM} = \pm 15 \text{ V}$	2.0	nA	1	1,2		
				3.0	nA	1	3		
$Z_I$	Input Impedance <sup>7</sup>			30		$M\Omega$	1	1	
$I_{CC}$	Supply Current (Total)		$V_{CC} = \pm 15 \text{ V}$	1.2	mA	1	1,2		
				1.6	mA	1	3		
$CMR$	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$ , $R_S = 50 \Omega$	85		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>8</sup>		$V_{CC} = \pm 20 \text{ V}$	$\pm 15$		V	1	1,2,3	
$PSRR$	Power Supply Rejection Ratio		$V_+ = 10 \text{ V}$ , $V_- = -20 \text{ V}$ to $V_+ = 20 \text{ V}$ , $V_- = -10 \text{ V}$ , $R_S = 50 \Omega$	100	$\mu\text{V}/\text{V}$	1	1,2,3		
$I_{OS}$	Output Short Circuit Current		$V_{CC} = \pm 15 \text{ V}$ , $t \leq 25 \text{ ms}$	20	mA	1	1,2,3		
$AV_s$	Large Signal Voltage Gain		$V_{CC} = \pm 20 \text{ V}$ , $V_O = \pm 15 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	50		V/mV	1	4	
			$V_{CC} = \pm 5.0 \text{ V}$ , $V_O = \pm 2.0 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	25		V/mV	1	5,6	
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	12		V/mV	1	4,5,6	
$TR(t_r)$	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$	1000	ns	3	9, 10, 11		
		Overshoot		50	%	3	9, 10, 11		
$SR$	Slew Rate		$V_{CC} = \pm 20 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.05		V/ $\mu$ s	3	9, 10, 11	
$CS$	Channel Separation		$V_{CC} = \pm 20 \text{ V}$	70		dB	1	9	
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20 \text{ V}$ , $BW = 5.0 \text{ kHz}$	15	$\mu\text{V}_{rms}$	4	9		
$N_I$ (PC)	Noise Popcorn		$V_{CC} = \pm 20 \text{ V}$ , $BW = 5.0 \text{ kHz}$	40	$\mu\text{V}_{pk}$	4	9		


## Primary Burn-In Circuit

(38510/10106 may be used as an alternate)



CR05140F

## Equivalent Circuit



EQ00091F

# $\mu$ A4136QB

## Quad

### Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


#### Description

The  $\mu$ A4136QB Monolithic Quad Operational Amplifier consists of four independent high gain, internal frequency-compensated operational amplifiers. It is constructed using the Fairchild Planar Epitaxial process. The specifically designed low noise input transistors allow the  $\mu$ A4136QB to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.<sup>6</sup>

- High Unity Gain Bandwidth
- Continuous Short Circuit Protection
- No Frequency Compensation Required
- No Latch-Up
- Large Common Mode And Differential Voltage Ranges
- $\mu$ A741QB Operational Amplifier Type Performance
- Parameter Tracking Over Temperature Range
- Gain And Phase Match Between Amplifiers

#### Connection Diagram

14-Lead DIP  
(Top View)



CD00531F

#### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A4136DMQB	CA	MIL-M-38510, Appendix C D-1 14-Lead DIP

#### JAN Product Available

11004	BCA	D-1 14-Lead DIP
11004	BCB	D-1 14-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage <sup>11</sup>	$\pm 30$ V
Input Voltage <sup>12</sup>	$\pm 20$ V
Input Current	10 mA
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_i$  is guaranteed by  $I_B$ :  $Z_i = 2.0 V_T/I_B$ ,  $V_T = 26$  mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
11. The differential input voltage shall not exceed the supply voltage.
12. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted simultaneously as the maximum junction temperature will be exceeded.


**$\mu$ A4136QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 10$ k $\Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		25	$\mu V/^\circ C$	4	2
			$-55^\circ C \leq T_A \leq +25^\circ C$		25	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		200	nA	1	1
					500	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		500	$pA/^\circ C$	4	2
			$-55^\circ C \leq T_A \leq +25^\circ C$		1000	$pA/^\circ C$	4	3
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		340	nA	1	1
					1500	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>			0.15		M $\Omega$	1	1
$I_{CC}$	Supply Current (Total)				11.3	mA	1	1
					10	mA	1	2
					13.3	mA	1	3
					340	mW	1	1
$P_c$	Power Consumption (Total) <sup>8</sup>				300	mW	1	2
					400	mW	1	3
CMR	Common Mode Rejection		$V_{CM} = \pm 12$ V, $R_S = 10$ k $\Omega$	70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>			$\pm 12$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0$ V $\leq V_{CC} \leq \pm 22$ V, $R_S = 10$ k $\Omega$		150	$\mu V/V$	1	1,2,3
$I_{OS}$	Output Short Circuit Current				80	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4,5,6
			$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		0.3	$\mu s$	3	9, 10, 11
TR( $o_s$ )		Overshoot			50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20$ V, $R_L = 2.0$ k $\Omega$ , $A_V = 1.0$	0.6		V/ $\mu s$	3	9, 10, 11
CS	Channel Separation		$V_{CC} = \pm 20$ V	80		dB	4	9
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20$ V		5.0	$\mu V_{rms}$	4	9
$N_I$ (PC)	Noise Popcorn		$V_{CC} = \pm 20$ V		50	$\mu V_{pk}$	4	9


**Primary Burn-In Circuit**

(38510/11004 may be used by FSC as an alternate)



CR05130F

**Equivalent Circuit (1/4 of circuit)**



BD00331F

# $\mu$ A702QB Wideband DC Amplifier

Aerospace and Defense Data Sheet  
Linear Products


## Description

The  $\mu$ A702QB is a monolithic DC amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use as an operational amplifier in analog computers, as a precision instrumentation amplifier, or in other applications requiring a feedback amplifier useful from DC to 30 MHz.<sup>6</sup>

- Low Offset Voltage
- Low Offset Voltage Drift
- Wide Bandwidth
- High Slew Rate

## Connection Diagram

### 8-Lead Can (Top View)




CD02070F

Lead 4 connected to case.

## Connection Diagram

### 10-Lead Flatpak (Top View)



CD02080F

## Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A702HMQB	GC	A-1 8-Lead Can
$\mu$ A702FMQB	HA	F-4 10-Lead Flatpak
$\mu$ A702DMQB	CA	D-1 14-Lead DIP

### Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	21 V
Differential Input Voltage	±5.0 V
Input Voltage <sup>12</sup>	+1.5 V to -6.0 V
Peak Output Current	50 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

### Group A Electrical Tests Subgroups:

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C


### Group C and D Endpoints: Group A, Subgroup 1

#### Notes

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_i$  is guaranteed by  $I_{IB}$ :  $Z_i = 2.0 \text{ V}_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $P_{C1}$  is guaranteed by  $I_{CC1}$ :  $P_{C1} = (12 \text{ V})(I_{CC1}) + (6.0 \text{ V})(I_{CC1})$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10.  $P_{C2}$  is guaranteed by  $I_{CC2}$ :  $P_{C2} = (6.0 \text{ V})(I_{CC2}) + (3.0 \text{ V})(I_{CC2})$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
12. For supply voltage of 21 V.


### Transient Response Test Circuits

**Figure 1** Unity-Gain Amplifier  
(Lag Compensation)



CR05280F

**Figure 2** X100 Amplifier  
(Lead Compensation)



CR05270F

# **$\mu$ A702QB**

## **$\mu$ A702QB**

**Electrical Characteristics**  $V_+ = 12$  V,  $V_- = -6.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		2.0	mV	1	1
				3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ C \leq T_A \leq 125^\circ C$		10	$\mu V/^\circ C$	4	2
		$-55^\circ C \leq T_A \leq +25^\circ C$		10	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V		500	nA	1	1,2
				1500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ C \leq T_A \leq 125^\circ C$		5.0	$nA/^\circ C$	4	2
		$-55^\circ C \leq T_A \leq +25^\circ C$		16	$nA/^\circ C$	4	3
$I_B$	Input Bias Current	$V_{CM} = 0$ V		3.2	$\mu A$	1	1
				10	$\mu A$	1	2,3
$Z_I$	Input Impedance <sup>7</sup>		16		k $\Omega$	1	1
$I_{CC1}$	Supply Current	$V_O = 0$ V		6.7	mA	1	1,2
				7.5	mA	1	3
$P_{C1}$	Power Consumption <sup>8</sup>	$V_O = 0$ V		121	mW	1	1,2
				135	mW	1	3
$CMR$	Common Mode Rejection	$-4.0 \text{ V} \leq V_{CM} \leq 0.5 \text{ V}$ , $R_S = 2.0 \text{ k}\Omega$	80		dB	1	1
			70		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>		-4.0	0.5	V	1	1,2,3
$PSRR$	Power Supply Rejection Ratio	$V_+ = 12$ V, $V_- = -6.0$ V to $V_+ = 6.0$ V, $V_- = -3.0$ V, $R_S = 2.0 \text{ k}\Omega$		200	$\mu V/V$	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain	$R_L = 100 \text{ k}\Omega$ , $V_O = \pm 5.0$ V	2.5	6.0	V/mV	1	4
			2.0	7.0	V/mV	1	5,6
$V_{OP}$	Output Voltage Swing	$R_L = 100 \text{ k}\Omega$	$\pm 5.0$		V	1	4,5,6
		$R_L = 10 \text{ k}\Omega$	$\pm 3.5$		V	1	4,5,6
$TR(t_r)$	Transient Response (See Figure 1)	Rise Time	C1 = 0.01 $\mu F$ , R1 = 20 $\Omega$ , $R_L = 100 \text{ k}\Omega$ , $V_I = 10 \text{ mV}$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$	120	ns	2	9
		Overshoot		50	%	2	9
$TR(t_r)$	Transient Response (See Figure 2)	Rise Time	C3 = 50 $\text{pF}$ , $R_L = 100 \text{ k}\Omega$ , $V_I = 1.0 \text{ mV}$ , $A_V = 100$	30	ns	2	9
		Overshoot		40	%	2	9


# $\mu$ A702QB

$\mu$ A702QB (Cont.)

**Electrical Characteristics**  $V+ = +6.0$  V,  $V- = -3.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0$ V	3.0	mV	1	1	
			4.0	mV	1	2,3	
$\Delta I_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ C \leq T_A \leq 125^\circ C$	15	$\mu V/^\circ C$	4	2	
		$-55^\circ C \leq T_A \leq +25^\circ C$	15	$\mu V/^\circ C$	4	3	
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V	500	nA	1	1,2	
			1500	nA	1	3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ C \leq T_A \leq 125^\circ C$	4.0	nA/ $^\circ C$	4	2	
		$-55^\circ C \leq T_A \leq +25^\circ C$	13	nA/ $^\circ C$	4	3	
$I_{IB}$	Input Bias Current	$V_{CM} = 0$ V	2.3	$\mu A$	1	1	
			7.5	$\mu A$	1	2,3	
$Z_I$	Input Impedance <sup>7</sup>		22		k $\Omega$	1	1
$I_{CC2}$	Supply Current	$V_O = 0$ V	3.3	mA	1	1,2	
			3.9	mA	1	3	
$P_{C2}$	Power Consumption <sup>10</sup>	$V_O = 0$ V	30	mW	1	1,2	
			35	mW	1	3	
$CMR$	Common Mode Rejection	$-1.5 V \leq V_{CM} \leq 0.5 V$ , $R_S = 2.0 k\Omega$	80		dB	1	1
			70		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>		-1.5	0.5	V	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain	$R_L = 100 k\Omega$ , $V_O = \pm 2.5$ V	0.6	1.5	V/mV	1	4
			0.5	1.75	V/mV	1	5,6
$V_{OP}$	Output Voltage Swing	$R_L = 100 k\Omega$	$\pm 2.5$		V	1	4,5,6
		$R_L = 10 k\Omega$	$\pm 1.5$		V	1	4,5,6

## Primary Burn-In Circuit



## Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section



# **$\mu$ A709AQB**

## **High Performance Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products


**Description**

The  $\mu$ A709AQB is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications and for the generation of special linear and non-linear transfer functions.<sup>6</sup>

**Connection Diagram  
14-Lead DIP  
(Top View)**

**Connection Diagram**
**8-Lead Can  
(Top View)**


CD00721F

Lead 4 connected to case.

**Connection Diagram  
10-Lead Flatpak  
(Top View)**


CD02060F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A709ADMQB	CA	D-1 14-Lead DIP
$\mu$ A709AHMQB	GC	A-1 8-Lead Can
$\mu$ A709AFMQB	HA	F-4 10-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	±18 V
Differential Input Voltage	±5.0 V
Input Voltage	±10 V
Short Circuit Duration	5.0 s

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 2.0 V_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak, and 120°C/W for the DIP.


# $\mu$ A709AQB

## $\mu$ A709AQB

**Electrical Characteristics**  $\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ .


Symbol	Characteristic		Condition		Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$50 \Omega \leq R_S \leq 10 \text{ k}\Omega$ , $V_{CM} = 0 \text{ V}$			2.0	mV	1	1
						3.0	mV	1	2,3
$I_{IO}$	Input Offset Current		$V_{CM} = 0 \text{ V}$			50	nA	1	1,2
						250	nA	1	3
$I_{IB}$	Input Bias Current		$V_{CC} = \pm 15 \text{ V}$ , $V_{CM} = 0 \text{ V}$			148.5	nA	1	1
						447	nA	1	3
$Z_I$	Input Impedance <sup>7</sup>				350		k $\Omega$	1	1
					85		k $\Omega$	1	3
$I_{CC}$	Supply Current		$V_{CC} = \pm 15 \text{ V}$			3.6	mA	1	1
						3.0	mA	1	2
						4.5	mA	1	3
$P_c$	Power Consumption <sup>8</sup>	$V_{CC} = \pm 15 \text{ V}$			108	mW	1	1	
CMR	Common Mode Rejection	$V_{CM} = \pm 8.0 \text{ V}$ , $R_S = 10 \text{ k}\Omega$		80		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>9</sup>	$V_{CC} = \pm 15 \text{ V}$		$\pm 8.0$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio	$\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 18 \text{ V}$ , $R_S = 10 \text{ k}\Omega$			100	$\mu\text{V/V}$	1	1,2,3	
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $V_O = 10 \text{ k}\Omega$		25	70	V/mV	1	4,5,6	
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 12$		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 15 \text{ V}$ , $V_I = 20 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_1 = 5.0 \text{ nF}$			1.5	$\mu\text{s}$	2	9
TR( $o_s$ )		Overshoot	$V_{CC} = \pm 15 \text{ V}$ , $R_2 = 50 \text{ }\Omega$ , $C_L = 100 \text{ pF}$ , $R_1 = 1.5 \text{ k}\Omega$ , $C_2 = 200 \text{ pF}$			30	%	2	9

**Primary Burn-In Circuit**



CR05250F

**Equivalent Circuit**




EQ000151F

# **$\mu$ A709QB**


## **High Performance Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A709QB is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications and for the generation of special linear and non-linear transfer functions.<sup>6</sup>


**Connection Diagram****14-Lead DIP  
(Top View)**

CD02050F

**Connection Diagram****8-Lead Can  
(Top View)**

CD00721F

Lead 4 connected to case.

**Connection Diagram****10-Lead Flatpak  
(Top View)**

CD02060F

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A709DMQB	CA	D-1 14 Lead DIP
$\mu$ A709HMQB	GC	A-1 8-Lead Can
$\mu$ A709FMQB	HA	F-4 10-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	±18 V
Differential Input Voltage	±5.0 V
Input Voltage	±10 V
Short Circuit Duration	5.0 s

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_i$  is guaranteed by  $I_{IB}$ :  $Z_i = 2.0 V_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$ .
9.  $V_{IP}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak, and 120°C/W for the DIP.


# **$\mu$ A709QB**

## **$\mu$ A709QB**

### **Electrical Characteristics $\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$**


<b>Symbol</b>	<b>Characteristic</b>		<b>Condition</b>		<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IO}$	Input Offset Voltage		$50 \Omega \leq R_S \leq 10 \text{ k}\Omega$ , $V_{CM} = 0 \text{ V}$			5.0	mV	1	1
						6.0	mV	1	2,3
$I_{IO}$	Input Offset Current		$V_{CM} = 0 \text{ V}$			200	nA	1	1,2
						500	nA	1	3
$I_{IB}$	Input Bias Current		$V_{CC} = \pm 15 \text{ V}$ , $V_{CM} = 0 \text{ V}$			340	nA	1	1
						950	nA	1	3
$Z_I$	Input Impedance <sup>7</sup>				150		k $\Omega$	1	1
					40		k $\Omega$	1	3
$I_{CC}$	Supply Current	$V_{CC} = \pm 15 \text{ V}$				5.5	mA	1	1
$P_c$	Power Consumption <sup>8</sup>	$V_{CC} = \pm 15 \text{ V}$				165	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 8.0 \text{ V}$ , $R_S = 10 \text{ k}\Omega$		70			dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>	$V_{CC} = \pm 15 \text{ V}$		$\pm 8.0$			V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 9.0 \text{ V} \leq V_{CC} \leq \pm 18 \text{ V}$ , $R_S = 10 \text{ k}\Omega$			150	$\mu\text{V/V}$		1	1,2,3
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $V_O = 10 \text{ k}\Omega$		25	70	V/mV		1	4,5,6
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 12$		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 15 \text{ V}$ , $V_I = 20 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_1 = 5.0 \text{ nF}$			1.0	$\mu\text{s}$	2	9
TR( $o_s$ )		Overshoot	$V_{CC} = \pm 15 \text{ V}$ , $R_2 = 50 \text{ }\Omega$ , $C_L = 100 \text{ pF}$ , $R_1 = 1.5 \text{ k}\Omega$ , $C_2 = 200 \text{ pF}$			30	%	2	9

**Primary Burn-In Circuit**



CR05250F

**Equivalent Circuit**



EQ00151F

# **$\mu$ A714QB**


## Precision

### Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A714QB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications.<sup>6</sup>

- Low Offset Voltage
- Low Offset Voltage Drift
- Low Bias Current
- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- High Common Mode Rejection
- Wide Power Supply Range

**Connection Diagram****8-Lead Can  
(Top View)**

CD00791F

Lead 4 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A714HMQB	GC	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>11</sup>	$\pm 22$ V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_{C1}$  is guaranteed by  $I_{CC1}$ ;  $P_{C1} = 30 I_{CC1}$ .
8.  $P_{C2}$  is guaranteed by  $I_{CC2}$ ;  $P_{C2} = 6 I_{CC2}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
11. For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.


# **$\mu$ A714QB**

**$\mu$ A714QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		75	$\mu$ V	1	1
				200	$\mu$ V	1	2,3
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V		2.8	nA	1	1
				5.6	nA	1	2,3
$I_{IB}$	Input Bias Current	$V_{CM} = 0$ V		3.0	nA	1	1
				6.0	nA	1	2,3
$I_{CC1}$	Supply Current	$V_O = 0$ V		4.0	mA	1	1
$I_{CC2}$	Supply Current	$V_{CC} = \pm 3.0$ V, $V_O = 0$ V		1.0	mA	1	1
$P_{C1}$	Power Consumption <sup>7</sup>	$V_O = 0$ V		120	mW	1	1
$P_{C2}$	Power Consumption <sup>8</sup>	$V_{CC} = \pm 3.0$ V, $V_O = 0$ V		6.0	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13$ V, $R_S = 50 \Omega$	110		dB	1	1
			106		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>		$\pm 13.0$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 3.0$ V $\leq V_{CC} \leq \pm 18$ V, $R_S = 50 \Omega$		10	$\mu$ V/V	1	1
				20	$\mu$ V/V	1	2,3
Avs	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	200		V/mV	1	4
			150		V/mV	1	5,6
		$V_{CC} = \pm 3.0$ V, $V_O = \pm 0.5$ V, $R_L = 500 \Omega$	150		V/mV	1	4
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12.5$		V	1	4
		$R_L = 2.0$ k $\Omega$	$\pm 12.0$		V	1	4,5,6
		$R_L = 1.0$ k $\Omega$	$\pm 10.5$		V	1	4

**Primary Burn-In Circuit**



CR05230F

**Equivalent Circuit**



EQ00161F

**Note**

1. R2A and R2B are electronically adjusted on a chip at the factory for minimum offset voltage.

# **$\mu$ A715QB**


## **High Speed**

### **Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A715QB is a high speed, high gain, monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use in a wide range of applications where fast signal acquisition or wide bandwidth is required. The  $\mu$ A715QB features fast settling time, high slew rate, low offsets and high output swing for large signal applications. In addition, the device displays excellent temperature stability and will operate over a wide range of supply voltages. The  $\mu$ A715QB is ideally suited for use in A/D and D/A converters, active filters, deflection amplifiers, video amplifiers, phase-locked loops, multiplexed analog gates, precision comparators, sample-and-holds, and general feedback applications requiring DC wide bandwidth operation.<sup>6</sup>

- High Slew Rate
- Fast Settling Time
- Wide Bandwidth
- Wide Operating Supply Range
- Wide Input Voltage Ranges

**Connection Diagram****10-Lead Can  
(Top View)**

CD00700F

Lead 5 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A715HMQB	IC	Mil-M-38510, Appendix C A-2 10-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can	350 mW
Supply Voltage	$\pm 18$ V
Differential Input Voltage	$\pm 15$ V
Input Voltage <sup>10</sup>	$\pm 15$ V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W.
10. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.


# **$\mu$ A715QB**

## **$\mu$ A715QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


<b>Symbol</b>	<b>Characteristic</b>		<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1
					7.5	mV	1	2,3
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		250	nA	1	1,2
					800	nA	1	3
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		750	nA	1	1,2
					4.0	$\mu$ A	1	3
$I_{CC}$	Supply Current				7.0	mA	1	1
$P_c$	Power Consumption <sup>7</sup>				210	mW	1	1
CMR	Common Mode Rejection		$V_{CM} = \pm 10$ V, $R_S = 10$ k $\Omega$	74		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>			$\pm 10$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 7.0$ V $\leq V_{CC} \leq \pm 18$ V, $R_S = 10$ k $\Omega$		300	$\mu$ V/V	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	15		V/mV	1	4
				10		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 400$ mV, $A_V = 1.0$		60	ns	2	9
		Overshoot			40	%	2	9
SR	Slew Rate		$A_V = 1.0$	15		V/ $\mu$ s	2	9

## **Primary Burn-In Circuit**



CR05240F

## **Equivalent Circuit**



EQ00141F

# $\mu$ A725AQB


## Instrumentation Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products

**Description**

The  $\mu$ A725AQB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The  $\mu$ A725AQB is lead compatible with the popular  $\mu$ A741AQB operational amplifier.<sup>6</sup>

- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- Low Input Voltage Drift
- High Common Mode Rejection
- High Input Voltage Range
- Wide Power Supply Range
- Offset Null Capability

**Connection Diagram****8-Lead Can  
(Top View)**

CD00591F

Lead 4 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A725AHMQB	GC	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 5.0$ V
Input Voltage <sup>11</sup>	$\pm 22$ V
Voltage Between Offset Null and V+	$\pm 0.5$ V
Short Circuit Duration <sup>12</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_{C1}$  is guaranteed by  $I_{CC1}$ ;  $P_{C1} = 30 I_{CC1}$ .
8.  $P_{C2}$  is guaranteed by  $I_{CC2}$ ;  $P_{C2} = 6.0 I_{CC2}$ .
9.  $V_{IP}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
11. For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


# **$\mu$ A725AQB**

## **$\mu$ A725AQB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage (Without External Trim)	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		0.5	mV	1	1
				0.75	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without External Trim)	25°C $\leq T_A \leq 125^\circ$ C		2.0	$\mu$ V/°C	4	2
		-55°C $\leq T_A \leq +25^\circ$ C		5.0	$\mu$ V/°C	4	3
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V		5.0	nA	1	1
				4.0	nA	1	2
				18	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	25°C $\leq T_A \leq 125^\circ$ C		90	pA/°C	4	2
		-55°C $\leq T_A \leq +25^\circ$ C		90	pA/°C	4	3
$I_{IB}$	Input Bias Current	$V_{CM} = 0$ V		75	nA	1	1
				70	nA	1	2
				180	nA	1	3
$I_{CC1}$	Supply Current			4.0	mA	1	1
$I_{CC2}$	Supply Current	$V_{CC} = \pm 3.0$ V		1.0	mA	1	1
$P_{c1}$	Power Consumption <sup>7</sup>			120	mW	1	1
$P_{c2}$	Power Consumption <sup>8</sup>	$V_{CC} = \pm 3.0$ V		6.0	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13.5$ V, $R_S = 50 \Omega$	120		dB	1	1
			110		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>		$\pm 13.5$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 22 \text{ V}$ , $R_S = 50 \Omega$		5.0	$\mu$ V/V	1	1
				8.0	$\mu$ V/V	1	2,3
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L = 2.0 \text{ k}\Omega$	1000		V/mV	1	4,5
			500		V/mV	1	6
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12.5$		V	1	4
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		V	1	5,6
$N_o$	Noise Voltage	$f = 10$ Hz		15	$\text{nV}/\sqrt{\text{Hz}}$	4	9
		100 Hz $\leq f \leq 1.0$ kHz		12	$\text{nV}/\sqrt{\text{Hz}}$	4	9
$N_I$	Noise Current	$f = 10$ Hz		1.2	$\text{pA}/\sqrt{\text{Hz}}$	4	9
		$f = 100$ Hz		0.6	$\text{pA}/\sqrt{\text{Hz}}$	4	9
		$f = 1.0$ kHz		0.25	$\text{pA}/\sqrt{\text{Hz}}$	4	9

**Primary Burn-In Circuit**



CR05220F

**Equivalent Circuit**



EQ00081F

# **$\mu$ A725QB**


## **Instrumentation**

## **Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A725QB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The  $\mu$ A725QB is lead compatible with the popular  $\mu$ A741QB operational amplifier.<sup>6</sup>

- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- Low Input Voltage Drift
- High Common Mode Rejection
- High Input Voltage Range
- Wide Power Supply Range
- Offset Null Capability

**Connection Diagram****8-Lead Can  
(Top View)**

CD00591F

Lead 4 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A725HMQB	QC	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can	330 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 5.0$ V
Input Voltage <sup>10</sup>	$\pm 22$ V
Voltage Between Offset Null and V+	$\pm 0.5$ V
Short Circuit Duration <sup>11</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
10. For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.
11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


# **$\mu$ A725QB**

## **$\mu$ A725QB**


**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IO}$	Input Offset Voltage (Without External Trim)	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		1.0	mV	1	1
				1.5	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without External Trim)	25°C $\leq T_A \leq 125^\circ C$		5.0	$\mu V/^\circ C$	4	2
		-55°C $\leq T_A \leq +25^\circ C$		7.0	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V		20	nA	1	1,2
				40	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	25°C $\leq T_A \leq 125^\circ C$		150	$pA/^\circ C$	4	2
		-55°C $\leq T_A \leq +25^\circ C$		150	$pA/^\circ C$	4	3
$I_B$	Input Bias Current	$V_{CM} = 0$ V		100	nA	1	1,2
				200	nA	1	3
$I_{CC}$	Supply Current			4.0	mA	1	1
$P_c$	Power Consumption <sup>7</sup>			120	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13.5$ V, $R_S = 50 \Omega$	110		dB	1	1
			100		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>		$\pm 13.5$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0$ V $\leq V_{CC} \leq \pm 22$ V, $R_S = 50 \Omega$		10	$\mu V/V$	1	1
				20	$\mu V/V$	1	2,3
Avs	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	1000		V/mV	1	4,5
			250		V/mV	1	6
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4
		$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6

**Primary Burn-In Circuit**



**Equivalent Circuit**



**FAIRCHILD**

A Schlumberger Company

MIL-STD-883  
July 1986—Rev 25


# **$\mu$ A741AQB**

## **Operational Amplifier**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A741AQB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch-up tendencies make the  $\mu$ A741AQB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.<sup>6</sup>


- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

**Connection Diagram**  
**10-Lead Flatpak**  
**(Top View)**



CD02030F

**Connection Diagram**  
**14-Lead DIP**  
**(Top View)**


CD02020F

**Connection Diagram**  
**8-Lead Can**  
**(Top View)**


CD00751F

**Connection Diagram**  
**8-Lead DIP**  
**(Top View)**


CD00761F

**Order Information**

Part No.	Case/Finish	Package Code
$\mu$ A741ADMQB	CA	D-1 14-Lead DIP
$\mu$ A741AHMQB	GC	A-1 8-Lead Can
$\mu$ A741AFMQB	HA	F-4 10-Lead Flatpak
$\mu$ A741ARMQB	PA	D-4 8-Lead DIP

14

**JAN Product Available**

10101	BCA	D-1 14-Lead DIP
10101	BCB	D-1 14-Lead DIP
10101	BGA	A-1 8-Lead Can
10101	BGC	A-1 8-Lead Can
10101	BHA	F-4 10-Lead Flatpak
10101	BHB	F-4 10-Lead Flatpak
10101	BPA	D-4 8-Lead DIP
10101	BPB	D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>12</sup>	$\pm 20$ V
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 \text{ V}_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C and 19 mV at -55°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 40 \text{ I}_{CC}$ .
9.  $V_{IP}$  is guaranteed by the CMR test.
10. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
12. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# μA741AQB


**μA741AQB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = 0$ V		3.0	mV	1	1	
					4.0	mV	1	2,3	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		15	$\mu V/^\circ C$	4	2	
			$-55^\circ C \leq T_A \leq +25^\circ C$		15	$\mu V/^\circ C$	4	3	
$V_{IO}$ adj	Input Offset Voltage Adjustment Range		$V_{CC} = \pm 20$ V	5.0		mV	1	1,2,3	
$I_{IO}$	Input Offset Current		$V_{CM} = 0$ V		30	nA	1	1	
					70	nA	1	2,3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		0.5	$nA/^\circ C$	4	2	
			$-55^\circ C \leq T_A \leq +25^\circ C$		0.5	$nA/^\circ C$	4	3	
$I_{IB}$	Input Bias Current		$V_{CM} = 0$ V		80	nA	1	1	
					210	nA	1	2,3	
$Z_I$	Input Impedance <sup>7</sup>			1.0		MΩ	1	1	
				0.5		MΩ	1	2	
$I_{CC}$	Supply Current		$V_{CC} = \pm 20$ V		3.750	mA	1	1	
					3.375	mA	1	2	
					4.125	mA	1	3	
$P_c$	Power Consumption <sup>8</sup>		$V_{CC} = \pm 20$ V		150	mW	1	1	
					135	mW	1	2	
					165	mW	1	3	
CMR	Common Mode Rejection		$V_{CC} = \pm 20$ V, $V_{CM} = \pm 15$ V, $R_S = 50 \Omega$	80		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>9</sup>		$V_{CC} = \pm 20$ V	$\pm 15$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio		$V_+ = 10$ V, $V_- = -20$ V to $V_+ = 20$ V, $V_- = -10$ V, $R_S = 50 \Omega$		50	$\mu V/V$	1	1	
					100	$\mu V/V$	1	2,3	
$I_{OS}$	Output Short Circuit Current				60	mA	1	1,2,3	
$A_{VS}$	Large Signal Voltage Gain		$V_{CC} = \pm 20$ V, $V_O = \pm 15$ V, $R_L = 2.0$ kΩ	50		V/mV	1	4	
				32		V/mV	1	5,6	
			$V_{CC} = \pm 5.0$ V, $V_O = \pm 2.0$ V, $R_L = 2.0$ kΩ	10		V/mV	1	4,5,6	
$V_{OP}$	Output Voltage Swing		$V_{CC} = \pm 20$ V	$R_L = 10$ kΩ	$\pm 16$		V	1	4,5,6
				$R_L = 2.0$ kΩ	$\pm 15$		V	1	4,5,6
TR( $t_f$ )	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ kΩ, $C_L = 100$ pF, $A_V = 1.0$		800	ns	3	9, 10, 11	
		Overshoot			25	%	3	9, 10, 11	
BW	Bandwidth <sup>10</sup>				0.437		MHz	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20$ V, $R_L = 2.0$ kΩ, $A_V = 1.0$	0.3		V/ $\mu$ s	3	9, 10, 11	
$N_I$ (BB)	Noise Broadband		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		15	$\mu V_{rms}$	4	9	
$N_I$ (PC)	Noise Popcorn		$V_{CC} = \pm 20$ V, BW = 5.0 kHz		40	$\mu V_{pk}$	4	9	


**Primary Burn-In Circuit**

(38510/10101 may be used by FSC as an alternate)



CR05190F

**Equivalent Circuit**



BD000351F

# $\mu$ A741QB

## Operational Amplifier


Aerospace and Defense Data Sheet  
Linear Products

**Description**


The  $\mu$ A741QB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch-up tendencies make the  $\mu$ A741QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.<sup>6</sup>

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

**Connection Diagram**  
**10-Lead Flatpak**  
**(Top View)**




CD02030F



CD00751F


Lead 4 connected to case.

**Connection Diagram**  
**8-Lead DIP**  
**(Top View)**



CD00761F

**Connection Diagram**  
**14-Lead DIP**  
**(Top View)**



CD02020F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A741DMQB	CA	D-1 14-Lead DIP
$\mu$ A741HMQB	GC	A-1 8-Lead Can
$\mu$ A741FMQB	HA	F-4 10-Lead Flatpak
$\mu$ A741RMBQ	PA	D-4 8-Lead DIP

**JAN Product Available**

10101	BCA	D-1 14-Lead DIP
10101	BCB	D-1 14-Lead DIP
10101	BGA	A-1 8-Lead Can
10101	BGC	A-1 8-Lead Can
10101	BHA	F-4 10-Lead Flatpak
10101	BHB	F-4 10-Lead Flatpak
10101	BPA	D-4 8-Lead DIP
10101	BPB	D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>11</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>12</sup>	$\pm 20$ V
Short Circuit Duration <sup>13</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 V_T/I_{IB}$ ,  $V_T = 26$  mV at 25°C, 34 mV at 125°C and 19 mW at -55°C.
8.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 30 I_{CC}$
9.  $V_{IR}$  is guaranteed by the CMR test.
10. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
12. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


**μA741QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgr
$V_{IO}$	Input Offset Voltage	$50 \text{ } \Omega \leq R_S \leq 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$		5.0	mV	1	1
				6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range	$V_{CC} = \pm 20 \text{ V}$	5.0		mV	1	1,2,3
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		200	nA	1	1,2
				500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1.0	$\text{nA}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		1.0	$\text{nA}/^\circ\text{C}$	4	3
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		340	nA	1	1
				500	nA	1	2
				1500	nA	1	3
$Z_I$	Input Impedance <sup>7</sup>		0.3		$M\Omega$	1	1
			0.2		$M\Omega$	1	2
$I_{CC}$	Supply Current			2.8	mA	1	1
				2.5	mA	1	2
				3.3	mA	1	3
$P_c$	Power Consumption <sup>8</sup>			85	mW	1	1
				75	mW	1	2
				100	mW	1	3
CMR	Common Mode Rejection	$V_{CM} = \pm 12 \text{ V}, R_S = 50 \text{ }\Omega$	70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>		$\pm 12$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 22 \text{ V}, R_S = 50 \text{ }\Omega$		150	$\mu\text{V/V}$	1	1,2,3
$I_{OS}$	Output Short Circuit Current			60	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	50		$\text{V/mV}$	1	4
			25		$\text{V/mV}$	1	5,6
$V_{OP}$	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	$\pm 12$		V	1	4,5,6
		$R_L = 2.0 \text{ k}\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V}, V_I = 50 \text{ mV}, R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$	800	ns	3	9, 10,11
TR( $o_s$ )		Overshoot		25	%	3	9, 10,11
BW	Bandwidth <sup>10</sup>		0.437		MHz	3	9, 10,11
SR	Slew Rate	$V_{CC} = \pm 20 \text{ V}, R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.3		$\text{V}/\mu\text{s}$	3	9, 10,11
$N_I \text{ (BB)}$	Noise Broadband	$V_{CC} = \pm 20 \text{ V}, BW = 5.0 \text{ kHz}$		15	$\mu\text{V}_{rms}$	4	9
$N_I \text{ (PC)}$	Noise Popcorn	$V_{CC} = \pm 20 \text{ V}, BW = 5.0 \text{ kHz}$		40	$\mu\text{V}_{pk}$	4	9


## Primary Burn-In Circuit

(38510/10101 may be used by FSC as an alternate)



CR05190F

## Equivalent Circuit



BD00351F

# $\mu$ A747AQB

## Dual Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


**Description**

The  $\mu$ A747AQB is a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the  $\mu$ A747AQB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.


The  $\mu$ A747AQB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications.<sup>6</sup>

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode and Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

### Connection Diagram 14-Lead DIP (Top View)




CD00781F

**Connection Diagram**
**10-Lead Can  
(Top View)**


CD00771F

Lead 5 connected to case.

### Connection Diagram 14-Lead Flatpak (Top View)



CD002040F

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A747AFMQB	AA	F-1 14-Lead Flatpak
$\mu$ A747ADMQB	CA	D-1 14-Lead DIP
$\mu$ A747AHMQB	IC	A-2 10-Lead Can

14

**JAN Product Available**

10102	BAA	F-1 14-Lead Flatpak
10102	BAB	F-1 14-Lead Flatpak
10102	BCA	D-1 14-Lead DIP
10102	BCB	D-1 14-Lead DIP
10102	BIA	A-2 10-Lead Can
10102	BIC	A-2 10-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>12</sup>	
Can and Flatpak	350 mW
DIP	400 mW
Supply Voltage	±22 V
Differential Input Voltage	±30 V
Input Voltage <sup>13</sup>	±20 V
Short Circuit Duration <sup>14</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Not available on µA747AHMQB.
8.  $Z_I$  is guaranteed by  $I_{IB}$ :  $Z_I = 4.0 \text{ V}_T/I_{IB}$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
9.  $P_c$  is guaranteed by  $I_{CC}$ :  $P_c = 40 I_{CC}$ .
10.  $V_{IP}$  is guaranteed the CMR test.
11. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and Flatpak and 120°C/W for the DIP.
13. For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
14. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

**μA747AQB**


**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage	$R_S = 50 \text{ k}\Omega$ , $V_{CM} = 0 \text{ V}$		3.0	mV	1	1	
				4.0	mV	1	2,3	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	2	
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		15	$\mu\text{V}/^\circ\text{C}$	4	3	
$V_{IO \ adj}$	Input Offset Voltage Adjustment Range <sup>7</sup>	$V_{CC} = \pm 20 \text{ V}$	5.0		mV	1	1,2,3	
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$		30	nA	1	1	
				70	nA	1	2,3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.2	$\text{nA}/^\circ\text{C}$	4	2	
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.5	$\text{nA}/^\circ\text{C}$	4	3	
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$		80	nA	1	1	
				210	nA	1	2,3	
$Z_I$	Input Impedance <sup>8</sup>	$V_{CC} = \pm 20 \text{ V}$	1.0		$M\Omega$	1	1	
			0.5		$M\Omega$	1	2	
$I_{CC}$	Supply Current (Total)	$V_{CC} = \pm 20 \text{ V}$		7.50	mA	1	1	
				6.75	mA	1	2	
				8.25	mA	1	3	
$P_c$	Power Consumption (Total) <sup>9</sup>	$V_{CC} = \pm 20 \text{ V}$		300	mW	1	1	
				270	mW	1	2	
				330	mW	1	3	
$CMR$	Common Mode Rejection	$V_{CC} = \pm 20 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$ , $R_S = 50 \text{ }\Omega$	80		dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>10</sup>		$\pm 15$		V	1	1,2,3	
$PSRR$	Power Supply Rejection Ratio	$V_+ = 10 \text{ V}$ , $V_- = -20 \text{ V}$ to $V_+ = 20 \text{ V}$ , $V_- = -10 \text{ V}$ , $R_S = 50 \text{ }\Omega$		50	$\mu\text{V}/\text{V}$	1	1	
				100	$\mu\text{V}/\text{V}$	1	2,3	
$I_{OS}$	Output Short Circuit Current			60	mA	1	1,2,3	
$A_{VS}$	Large Signal Voltage Gain	$V_{CC} = \pm 20 \text{ V}$ , $V_O = \pm 15 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	50		$\text{V}/\text{mV}$	1	4	
			32		$\text{V}/\text{mV}$	1	5,6	
		$V_{CC} = \pm 5 \text{ V}$ , $V_O = \pm 2 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$	10		$\text{V}/\text{mV}$	1	4,5,6	
$V_{OP}$	Output Voltage Swing	$V_{CC} = \pm 20 \text{ V}$	$R_L = 10 \text{ k}\Omega$	$\pm 16$		V	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	$\pm 15$		V	1	4,5,6
$TR(t_r)$	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V}$ , $V_I = 50 \text{ mV}$ , $R_L = 2.0 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $A_V = 1.0$		800	ns	3	9, 10, 11
		Overshoot			25	%	3	9, 10, 11
$BW$	Bandwidth <sup>11</sup>			0.437		MHz	3	9, 10, 11


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
SR	Slew Rate	$V_{CC} = \pm 20 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ , $A_V = 1.0$	0.3		$\text{V}/\mu\text{s}$	3	9, 10, 11
CS	Channel Separation	$V_{CC} = \pm 20 \text{ V}$	100		dB	1	9, 10, 11
$N_I$ (BB)	Noise Broadband	$V_{CC} = \pm 20 \text{ V}$ , $BW = 5.0 \text{ kHz}$		15	$\mu\text{V}_{\text{rms}}$	4	9
$N_I$ (PC)	Noise Popcorn	$V_{CC} = \pm 20 \text{ V}$ , $BW = 5.0 \text{ kHz}$		40	$\mu\text{V}_{\text{pk}}$	4	9

### Primary Burn-In Circuit

(38510/10102 may be used by FSC as an alternate)



### Equivalent Circuit



# $\mu$ A747QB

## Dual Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A747QB is a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the  $\mu$ A747QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.

The  $\mu$ A747QB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications.<sup>6</sup>


- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

### Connection Diagram 14-Lead DIP (Top View)



CD00781F


### Connection Diagram 10-Lead Can Package (Top View)



CD00771F

Lead 5 connected to case.

### Connection Diagram 14-Lead Flatpak (Top View)



CD02040F

14

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A747FMQB	AA	F-1 14-Lead Flatpak
$\mu$ A747DMQB	CA	D-1 14-Lead DIP
$\mu$ A747HMQB	IC	A-2 10-Lead Can

### JAN Product Available

10102	BAA	F-1 14-Lead Flatpak
10102	BAB	F-1 14-Lead Flatpak
10102	BCA	D-1 14-Lead DIP
10102	BCB	D-1 14-Lead DIP
10102	BIA	A-2 10-Lead Can
10102	BIC	A-2 10-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>12</sup>	
Can and Flatpak	350 mW
DIP	400mW
Supply Voltage	$\pm 22$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>13</sup>	$\pm 20$ V
Short Circuit Duration <sup>14</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Not available on  $\mu$ A747HMQB.
8.  $Z_I$  is guaranteed by  $I_B$ :  $Z_I = 4.0 \text{ V}_T/I_B$ ,  $V_T = 26 \text{ mV}$  at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
9.  $P_C$  is guaranteed by  $I_{CC}$ :  $P_C = 30 I_{CC}$ .
10.  $V_{IR}$  is guaranteed by the CMR test.
11. BW is guaranteed by  $t_r$ :  $BW = 0.35/t_r$ .
12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and Flatpak and 120°C/W for the DIP.
13. For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage.
14. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# **$\mu$ A747QB**


 **$\mu$ A747QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 10$ k $\Omega$ , $V_{CM} = 0$ V	5.0	mV	1	1	
			6.0	mV	1	2,3	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	25°C $\leq T_A \leq 125$ °C	15	$\mu$ V/°C	4	2	
		-55°C $\leq T_A \leq +25$ °C	15	$\mu$ V/°C	4	3	
$V_{IO}$ adj	Input Offset Voltage Adjustment Range <sup>7</sup>		5.0		mV	4	1,2,3
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V	200	nA	1	1,2	
			500	nA	1	3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	25°C $\leq T_A \leq 125$ °C	1.0	nA/°C	4	2	
		-55°C $\leq T_A \leq +25$ °C	1.0	nA/°C	4	3	
$I_{IB}$	Input Bias Current	$V_{CM} = 0$ V	340	nA	1	1	
			500	nA	1	2	
			1500	nA	1	3	
$Z_I$	Input Impedance <sup>8</sup>		0.3		M $\Omega$	1	1
			0.2		M $\Omega$	1	2
$I_{CC}$	Supply Current (Total)		5.6	mA	1	1	
			5.0	mA	1	2	
			6.6	mA	1	3	
$P_c$	Power Consumption (Total) <sup>9</sup>		170	mW	1	1	
			150	mW	1	2	
			200	mW	1	3	
CMR	Common Mode Rejection	$V_{CM} = \pm 12$ V, $R_S = 50$ $\Omega$	70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>10</sup>		$\pm 12$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$V_+ = 10$ V, $V_- = -20$ V to $V_+ = 20$ V, $V_- = -10$ V, $R_S = 50$ $\Omega$		150	$\mu$ V/V	1	1,2,3
$I_{OS}$	Output Short Circuit Current			60	mA	1	1,2,3
Avs	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4
			25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4,5,6
		$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_{CC} = \pm 20$ V, $V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$	800	ns	3	9, 10, 11
		Overshoot		25	%	3	9, 10, 11
BW	Bandwidth <sup>11</sup>		0.437		MHz	3	9, 10, 11
SR	Slew Rate	$V_{CC} = \pm 20$ V, $R_L = 2.0$ k $\Omega$ , $A_V = 1.0$	0.3		V/ $\mu$ s	3	9, 10, 11
CS	Channel Separation	$V_{CC} = \pm 20$ V	80		dB	1	9
N <sub>f</sub> (BB)	Noise Broadband	$V_{CC} = \pm 20$ V, BW = 5.0 kHz		15	$\mu$ V <sub>rms</sub>	4	9
N <sub>f</sub> (PC)	Noise Popcorn	$V_{CC} = \pm 20$ V, BW = 5.0 kHz		40	$\mu$ V <sub>pk</sub>	4	9

**Primary Burn-In Circuit**

(38510/10102 may be used by FSC as an alternate)



**Equivalent Circuit (1/2 of circuit)**



**FAIRCHILD**

A Schlumberger Company


MIL-STD-883  
July 1986—Rev 1<sup>5</sup>

# **$\mu$ A759QB** **Power** **Operational Amplifier**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A759QB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. The amplifier provides high output current and features small signal characteristics better than the  $\mu$ A741QB. The amplifier is designed to operate from a single or dual power supply and the input common mode range includes the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The  $\mu$ A759QB employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. It is intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers, and power drivers.<sup>6</sup>

- High Output Current
- Internal Short Circuit Current-Limiting
- Internal Thermal Overload Protection
- Internal Output Transistors Safe-Area Protection
- Input Common Mode Voltage Range Includes Ground Or Negative Supply

**Connection Diagram****8-Lead Can  
(Top View)**

CD00491F

Lead 4 connected to case.

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A759HMQB	GB	Mil-M-38510, Appendix C A-1 8-Lead Can

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
Supply Voltage	$\pm 18$ V
Differential Input Voltage	$\pm 15$ V
Input Voltage <sup>11</sup>	(V <sub>-</sub> - 0.3 V) to V <sub>+</sub>

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $Z_i$  is guaranteed by  $I_B$ :  $Z_i = 4.0 \frac{V_T}{I_B}$ ,  $V_T = 26$  mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
8.  $V_{IR}$  is guaranteed by the CMR test.
9.  $V_O = \pm 12$  V is guaranteed by worse case  $V_O = \pm 5$  V.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
11. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.


# **$\mu$ A759QB**

## **$\mu$ A759QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		3.0	mV	1	1
				4.5	mV	1	2,3
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range		6.0		mV	1	1
$I_{IO}$	Input Offset Current	$V_{CM} = 0$ V		30	nA	1	1
				60	nA	1	2,3
$I_{IB}$	Input Bias Current	$V_{CM} = 0$ V		150	nA	1	1
				300	nA	1	2,3
$Z_I$	Input Impedance <sup>7</sup>		0.25		M $\Omega$	1	1
$I_{CC}$	Supply Current			18	mA	1	1
CMR	Common Mode Rejection	$-15$ V $\leq V_{CM} \leq 13$ V, $R_S = 10$ k $\Omega$	80		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>		-15	13	V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0$ V $\leq V_{CC} \leq \pm 18$ V, $R_S = 10$ k $\Omega$		100	$\mu$ V/V	1	1,2,3
$I_{pk}$	Peak Output Current <sup>9</sup>	$5.0$ V $\leq V_O \leq 12$ V, $-12$ V $\leq V_O \leq -5.0$ V	$\pm 325$		mA	1	1
$A_{VS}$	Large Signal Voltage Gain	$R_L = 50 \Omega$ , $V_O = \pm 10$ V	50		V/mV	1	4
			25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing	$R_L = 50 \Omega$	$\pm 10$		V	1	4,5,6

**Primary Burn-In Circuit**



CR05200F

**Equivalent Circuit**




EQ00021F

**$\mu$ A771BQB**  
**Operational Amplifier**Aerospace and Defense Data Sheet  
Linear Products**Description**


This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETs on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.<sup>6</sup>

- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth

**Connection Diagram**  
**8-Lead Can**  
**(Top View)**

CD00751F

Lead 4 connected to case.

**Connection Diagram**  
**8-Lead DIP**  
**(Top View)**

CD00761F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A771BHMQB	GC	A-1 8-Lead Can
$\mu$ A771BRMQB	PA	D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
DIP	400 mW
Supply Voltage	± 18 V
Differential Input Voltage	± 30 V
Input Voltage <sup>11</sup>	± 16 V
Short Circuit Duration <sup>12</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA} P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
8.  $V_{IP}$  is guaranteed by the CMR test.
9.  $V_{OP}$  is guaranteed by the AVs test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP.
11. For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


**μA771BQB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specifies.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 50 \text{ } \Omega, V_{CM} = 0 \text{ V}$		5.0	mV	1	1
					8.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		25°C ≤ $T_A \leqslant 125^\circ\text{C}$		30	$\mu\text{V}/^\circ\text{C}$	4	2
			-55°C ≤ $T_A \leqslant +25^\circ\text{C}$		30	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range		$V_{CM} = 0 \text{ V}$	8.0		mV	4	1,2,3
$I_{IO}$	Input Offset Current <sup>7</sup>		$V_{CM} = 0 \text{ V}$		50	pA	1	1
					20	nA	1	2,3
$I_{IB}$	Input Bias Current <sup>7</sup>		$V_{CM} = 0 \text{ V}$		100	pA	1	1
					50	nA	1	2,3
$I_{CC}$	Supply Current				2.8	mA	1	1
					3.4	mA	1	2,3
CMR	Common Mode Rejection		$V_{CM} = \pm 11 \text{ V}, R_S = 50 \text{ k}\Omega$	80		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>			± 11		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 10 \text{ V} \leqslant V_{CC} \leqslant \pm 18 \text{ V}, R_S = 50 \text{ k}\Omega$		100	$\mu\text{V}/\text{V}$	1	1,2,3
$I_{OS}$	Output Short Circuit Current				80	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		V	1	4,5,6
	Output Voltage Swing <sup>9</sup>		$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 50 \text{ mV}, R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		200	ns	4	9,10,11
		Overshoot			40	%	4	9,10,11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	7.0		V/ $\mu$ s	4	9,10,11
$t_s$	Settling Time		$A_V = 1.0$		1500	ns	4	9
$N_I \text{ (BB)}$	Noise Broadband		BW = 10 kHz		15	$\mu\text{V}_{rms}$	4	9
$N_I \text{ (PC)}$	Noise Popcorn		BW = 10 kHz		80	$\mu\text{V}_{pk}$	4	9


**Primary Burn-In Circuit**

(38510/11904 may be used by FSC as an alternate)



CR05190F

**Equivalent Circuit**



EQ000051F

# **$\mu$ A772BQB** **Operational Amplifier**


Aerospace and Defense Data Sheet  
Linear Products

## Description

This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETS on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.<sup>6</sup>

- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth


## Connection Diagram 8-Lead Can (Top View)



CD00471F

Lead 4 connected to case.

## Connection Diagram 8-Lead DIP (Top View)



CD00650F

## Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A772BHMQB	GC	A-1 8-Lead Can
$\mu$ A772BRMQB	PA	D-4 8-Lead DIP

## JAN Product Available

11905	BPB	D-4 8-Lead DIP
-------	-----	----------------

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
DIP	400 mW
Supply Voltage	±18 V
Differential Input Voltage	±30 V
Input Voltage <sup>11</sup>	±16 V
Short Circuit Duration <sup>12</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA} P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
8.  $V_{IR}$  is guaranteed by the CMR test.
9.  $V_{OP}$  is guaranteed by the  $A_{VS}$  test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP.
11. For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# **$\mu$ A772BQB**


## **$\mu$ A772BQB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1
					8.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		$25^\circ C \leq T_A \leq 125^\circ C$		30	$\mu V/^\circ C$	4	2
			$-55^\circ C \leq T_A \leq +25^\circ C$		30	$\mu V/^\circ C$	4	3
$I_{IO}$	Input Offset Current <sup>7</sup>		$V_{CM} = 0$ V		50	pA	1	1
					20	nA	1	2,3
$I_{IB}$	Input Bias Current <sup>7</sup>		$V_{CM} = 0$ V		100	pA	1	1
					50	nA	1	2,3
$I_{CC}$	Supply Current (Total)				5.6	mA	1	1
					6.8	mA	1	2,3
CMR	Common Mode Rejection		$V_{CM} = \pm 11$ V, $R_S = 50$ k $\Omega$	80		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>8</sup>			$\pm 11$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 10$ V $\leq V_{CC} \leq \pm 18$ V, $R_S = 50$ k $\Omega$		100	$\mu V/V$	1	1,2,3
$I_{OS}$	Output Short Circuit Current				80	mA	1	1,2,3
$A_{VS}$	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
$V_{OP}$	Output Voltage Swing		$R_L = 10$ k $\Omega$	$\pm 12$		V	1	4,5,6
	Output Voltage Swing <sup>9</sup>		$R_L = 2.0$ k $\Omega$	$\pm 10$		V	1	4,5,6
$TR(t_r)$	Transient Response	Rise Time	$V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ $C_L = 100$ pF, $A_V = 1.0$		200	ns	4	9,10,11
		Overshoot			40	%	4	9,10,11
SR	Slew Rate		$R_L = 2.0$ k $\Omega$ , $A_V = 1.0$	7.0		V/ $\mu$ s	4	9,10,11
$t_S$	Settling Time		$A_V = 1.0$		1500	ns	4	9
$N_I$ (BB)	Noise Broadband		$BW = 10$ kHz		15	$\mu V_{rms}$	4	9
$N_I$ (PC)	Noise Popcorn		$BW = 10$ kHz		80	$\mu V_{pk}$	4	9
CS	Channel Separation			80		dB	1	9

**Primary Burn-In Circuit**

(38510/11905 may be used by FSC as an alternate)



**Equivalent Circuit**




EO00111F

**μA774BQB**  
**Operational Amplifier**Aerospace and Defense Data Sheet  
Linear Products**Description**

This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETS on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.<sup>6</sup>

- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth

**Connection Diagram****14-Lead DIP  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
μA774BDMQB	PA	MIL-M-38510, Appendix C D-1 14-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
DIP	400 mW
Supply Voltage	$\pm 18$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>11</sup>	$\pm 16$ V
Short Circuit Duration <sup>12</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation,  $P_D$ .  $T_J = T_A + \theta_{JA} P_D$ , where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
8.  $V_{IR}$  is guaranteed by the CMR test.
9.  $V_{OY}$  is guaranteed by the AVS test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
11. For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

# **$\mu$ A774BQB**


## **$\mu$ A774BQB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp	
$V_{IO}$	Input Offset Voltage		$R_S = 50 \Omega$ , $V_{CM} = 0$ V		5.0	mV	1	1	
					8.0	mV	1	2,3	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		25°C $\leq T_A \leq 125$ °C		30	$\mu$ V/°C	4	2	
			-55°C $\leq T_A \leq +25$ °C		30	$\mu$ V/°C	4	3	
$I_{IO}$	Input Offset Current <sup>7</sup>		$V_{CM} = 0$ V		50	pA	1	1	
					20	nA	1	2,3	
$I_{IB}$	Input Bias Current <sup>7</sup>		$V_{CM} = 0$ V		100	pA	1	1	
					50	nA	1	2,3	
$I_{CC}$	Supply Current (Total)				11.2	mA	1	1	
					13.6	mA	1	2,3	
CMR	Common Mode Rejection	$V_{CM} = \pm 11$ V, $R_S = 50$ k $\Omega$	80			dB	1	1,2,3	
$V_{IR}$	Input Voltage Range <sup>8</sup>			$\pm 11$		V	1	1,2,3	
PSRR	Power Supply Rejection Ratio	$\pm 10$ V $\leq V_{CC} \leq \pm 18$ V, $R_S = 50 \Omega$	100		$\mu$ V/V	1	1,2,3		
$I_{OS}$	Output Short Circuit Current				80	mA	1	1,2,3	
$A_V$	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k $\Omega$	50		V/mV	1	4	
				25		V/mV	1	5,6	
$V_{OP}$	Output Voltage Swing	$R_L = 10$ k $\Omega$	$V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$	$\pm 12$		V	1	4,5,6	
	Output Voltage Swing <sup>9</sup>			$\pm 10$		V	1	4,5,6	
TR( $t_r$ )	Transient Response	Rise Time	$V_I = 50$ mV, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF, $A_V = 1.0$		200	ns	4	9,10,11	
		Overshoot			40	%	4	9,10,11	
SR	Slew Rate	$R_L = 2.0$ k $\Omega$ , $A_V = 1.0$		7.0		V/ $\mu$ s	4	9,10,11	
$t_s$	Settling Time				1500	ns	4	9	
N <sub>I</sub> (BB)	Noise Broadband	BW = 10 kHz			15	$\mu$ V <sub>rms</sub>	4	9	
N <sub>I</sub> (PC)	Noise Popcorn				80	$\mu$ V <sub>pk</sub>	4	9	
CS	Channel Separation			80		dB	1	9	


**Primary Burn-in Circuit**

(38510/11906 may be used by FSC as an alternate)



CR05290F

**Equivalent Circuit (1/4 of Circuit)**



EQ00111F

# $\mu$ A776QB

## Multi-Purpose Programmable Operational Amplifier

Aerospace and Defense Data Sheet  
Linear Products


### Description

The  $\mu$ A776QB Programmable Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low supply currents, and low input noise (over a wide range of operating supply voltages) coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption, analog applications. Input noise voltage, noise current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nanowatt power consumption or for characteristics similar to the  $\mu$ A741QB. Internal frequency compensation, absence of latch-up, high slew rate, and short circuit current protection assure ease of use in long time integrators, active filters, and sample-and-hold circuits.<sup>6</sup>

- Micropower Consumption
- $\pm 1.2$  V to  $\pm 18$  V Operation
- No Frequency Compensation Required
- Low Input Bias Currents
- Wide Programming Range
- High Slew Rate
- Low Noise
- Short Circuit Protection
- Offset Null Capability
- No Latch-Up

### Connection Diagram

#### 8-Lead Can (Top View)



CD00631F

Lead 4 connected to case.

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A776HMQB	GB	Mil-M-38510, Appendix C A-1 8-Lead Can

# **$\mu$ A776QB**

## **Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
Can	330 mW
Supply Voltage	$\pm 18$ V
Differential Input Voltage	$\pm 30$ V
Input Voltage <sup>11</sup>	$\pm 15$ V
Short Circuit Duration <sup>12</sup>	Indefinite
Voltage Between Offset Null and V-	$\pm 0.5$ V
$I_{SET}$ (Max Current at $I_{SET}$ )	500 $\mu$ A
$V_{SET}$ (Max Voltage to GND at $I_{SET}$ )	(V+ - 2 V) $\leq V_{SET} \leq V_+$

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## **Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C

## **Group C and D Endpoints: Group A, Subgroup 1**

### **Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_{C1}$  is guaranteed by  $I_{CC1}$ :  $P_{C1} = 30 I_{CC1}$ .
8.  $P_{C2}$  is guaranteed by  $I_{CC2}$ :  $P_{C2} = 6 I_{CC2}$ .
9.  $V_{IR}$  is guaranteed by the CMR test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
11. For supply voltages less than  $\pm 15$  V, the absolute maximum input voltage is equal to the supply voltage.
12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature for  $I_{SET} \leq 30 \mu$ A.

# **$\mu$ A776QB**

 **$\mu$ A776QB**

**Electrical Characteristics**  $\pm 3.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ ,  $1.5 \text{ } \mu\text{A} \leq I_{SET} \leq 15 \text{ } \mu\text{A}$ , unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>		<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IO}$	Input Offset Voltage	$R_S = 50 \text{ } \Omega$ , $V_{CM} = 0 \text{ V}$			5.0	mV	1	1
					6.0	mV	1	2,3
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		3.0	nA	1	1
					5.0	nA	1	2
			$I_{SET} = 15 \text{ } \mu\text{A}$		10	nA	1	3
					15	nA	1	1,2
		$V_{CM} = 0 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		40	nA	1	3
					7.5	nA	1	1,2
			$I_{SET} = 15 \text{ } \mu\text{A}$		20	nA	1	3
					50	nA	1	1,2
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		120	nA	1	3
					180	nA	1	1
			$I_{SET} = 15 \text{ } \mu\text{A}$		200	nA	1	2,3
					25	$\mu\text{A}$	1	1
		$V_{CC} = \pm 15 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		30	$\mu\text{A}$	1	2,3
					180	$\mu\text{A}$	1	1
			$I_{SET} = 15 \text{ } \mu\text{A}$		200	$\mu\text{A}$	1	2,3
					20	$\mu\text{A}$	1	1
$I_{CC1}$	Supply Current	$V_{CC} = \pm 3.0 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		25	$\mu\text{A}$	1	1
					25	$\mu\text{A}$	1	2,3
			$I_{SET} = 15 \text{ } \mu\text{A}$		160	$\mu\text{A}$	1	1
					180	$\mu\text{A}$	1	2,3
		$V_{CC} = \pm 15 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		180	$\mu\text{A}$	1	1
					20	$\mu\text{A}$	1	1
			$I_{SET} = 15 \text{ } \mu\text{A}$		120	$\mu\text{A}$	1	2,3
					150	$\mu\text{A}$	1	1
$P_{C1}$	Power Consumption <sup>7</sup>	$V_{CC} = \pm 15 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		5.4	mW	1	1
					0.75	mW	1	1
			$I_{SET} = 15 \text{ } \mu\text{A}$		0.9	mW	1	2,3
					6.0	mW	1	2,3
		$V_{CC} = \pm 3.0 \text{ V}$	$I_{SET} = 1.5 \text{ } \mu\text{A}$		960	$\mu\text{W}$	1	1
					120	$\mu\text{W}$	1	1
			$I_{SET} = 15 \text{ } \mu\text{A}$		150	$\mu\text{W}$	1	2,3
					1080	$\mu\text{W}$	1	2,3
$CMR$	Common Mode Rejection	$V_{CC} = \pm 15 \text{ V}$ , $V_{CM} = \pm 10 \text{ V}$ , $R_S = 50 \text{ } \Omega$		70		dB	1	1,2,3
				70		dB	1	1,2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>	$V_{CC} = \pm 15 \text{ V}$		$\pm 10$		V	1	1,2,3
				$\pm 1.0$		V	1	1,2,3
$PSRR$	Power Supply Rejection Ratio	$\pm 3.0 \text{ V} \leq V_{CC} \leq \pm 18 \text{ V}$ , $R_S = 50 \text{ } \Omega$			150	$\mu\text{V/V}$	1	1,2,3


# **$\mu$ A776QB**

**$\mu$ A776QB (Cont.)**

**Electrical Characteristics**  $\pm 3.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ ,  $1.5 \mu\text{A} \leq I_{SET} \leq 15 \mu\text{A}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Avs	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}$ , $V_O = \pm 10 \text{ V}$	$I_{SET} = 1.5 \mu\text{A}$ , $R_L = 75 \text{ k}\Omega$	200		V/mV	1	4
				100		V/mV	1	5,6
			$I_{SET} = 15 \mu\text{A}$ , $R_L = 75 \text{ k}\Omega$	100		V/mV	1	4
				75		V/mV	1	5,6
		$V_{CC} = \pm 3.0 \text{ V}$ , $V_O = \pm 1.0 \text{ V}$	$I_{SET} = 1.5 \mu\text{A}$ , $R_L = 75 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
			$I_{SET} = 15 \mu\text{A}$ , $R_L = 5.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
V <sub>OP</sub>	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ , $R_L = 75 \text{ k}\Omega$		$\pm 12$		V	1	4
				$\pm 10$		V	1	5,6
		$V_{CC} = \pm 3.0 \text{ V}$	$I_{SET} = 1.5 \mu\text{A}$ , $R_L = 75 \text{ k}\Omega$	$\pm 2.0$		V	1	4,5,6
			$I_{SET} = 15 \mu\text{A}$ , $R_L = 5.0 \text{ k}\Omega$	$\pm 1.9$		V	1	4,5,6


## Primary Burn-In Circuit



## Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section

Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20






# **μA111QB**

## Voltage Comparator


Aerospace and Defense Data Sheet  
Linear Products**Description**

The μA111QB is a monolithic, low input current voltage comparator, constructed using the Fairchild Planar Epitaxial process. The μA111QB operates from the single 5 V integrated circuit logic supply to the standard ±15 V operational amplifier supplies. The μA111QB is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate.<sup>6</sup>


- Low Input Bias Current
- Low Input Offset Current
- Wide Differential Input Voltage
- Power Supply Voltage, Single 5 V To ±15 V
- Offset Voltage Null Capability
- Strobe Capability

**Connection Diagram**14-Lead DIP  
(Top View)

CD01480F


Connection Diagram  
10-Lead Flatpak  
(Top View)

CD01490F

**Connection Diagram**8-Lead Can  
(Top View)

CD01000F

Lead 4 connected to case.

Connection Diagram  
8-Lead DIP  
(Top View)

CD01010F

**Order Information**

Part No.	Case/ Finish	Package Code
μA111DMQB	CA	D-1 (14-Lead DIP)
μA111HMQB	GC	A-1 (8-Lead Can)
μA111FMQB	HA	F-4 (10-Lead Flatpak)
μA111RMQB	PA	D-4 (8-Lead DIP)

**JAN Product Available**

10304	BCA	D-1 (14-Lead DIP)
10304	BCB	D-1 (14-Lead DIP)
10304	BGA	A-1 (8-Lead Can)
10304	BGC	A-1 (8-Lead Can)
10304	BHA	F-4 (10-Lead Flatpak)
10304	BHB	F-4 (10-Lead Flatpak)
10304	BPA	D-4 (8-Lead DIP)
10304	BPB	D-4 (8-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Total Supply Voltage	36 V
Negative Supply Voltage	-30 V
Output to Negative Supply Voltage	50 V
Differential Input Voltage	± 30 V
Input Voltage <sup>10</sup>	± 15 V
Sink Current	50 mA
Strobe Current	10 mA
Short Circuit Duration	10 s

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. The limit is the maximum value required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effect of voltage gain and input impedance.
8. Subscript (F) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to V+.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
10. This rating applies for ± 15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less negative.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**


**µA111QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage <sup>7</sup>	$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , $50 \Omega \leq R_S \leq 50 \text{ k}\Omega$ , $V_{CM} = 0 \text{ V}$		3.0	mV	1	1
				4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		25	$\mu\text{V}/^\circ\text{C}$	4	2
				25	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO \text{ adj}}$	Input Offset Voltage Adjustment Range		5.0		mV	1	1
$V_{IO(R)}$	Raised Input Offset Voltage <sup>8</sup>	$R_S = 50 \Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$ , $V_{BAL} = V_{BAL}/STB = V+$		3.0	mV	1	1
				4.5	mV	1	2,3
$I_{IO}$	Input Offset Current <sup>7</sup>	$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , $V_{CM} = 0 \text{ V}$		10	nA	1	1
				20	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		100	$\text{PA}/^\circ\text{C}$	4	2
				200	$\text{PA}/^\circ\text{C}$	4	3
$I_{IO(R)}$	Raised Input Offset Current <sup>8</sup>	$R_S = 100 \text{ k}\Omega$ , $V_{CM} = 0 \text{ V}$ , $V_{BAL} = V_{BAL}/STB = V+$		25	nA	4	1,2
				50	nA	4	3
$I_{IB}$	Input Bias Current	$\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$ , $V_{CM} = 0 \text{ V}$		100	nA	1	1
				150	nA	1	2,3
$I_+$	Positive Supply Current	$V_O = \text{Open}$ , $V_{I^-} = 10 \text{ mV}$		6.0	mA	1	1,2
				7.0	mA	1	3
$I_-$	Negative Supply Current	$V_O = \text{Open}$ , $V_{I^-} = 10 \text{ mV}$	-5.0		mA	1	1,2
			-6.0		mA	1	3
$V_{OL1}$	Saturation Voltage 1	$V+ = 4.5 \text{ V}$ , $V- = 0 \text{ V}$ , $V_{I^-} = 6.0 \text{ mV}$ , $I_{OL} = 8.0 \text{ mA}$		0.4	V	1	1,2,3
$V_{OL2}$	Saturation Voltage 2	$V_{I^-} = 50 \text{ mV}$ , $I_{OL} = 50 \text{ mA}$		1.5	V	1	1,2,3
$I_{OEX}$	Output Leakage Current	$V_{I^+} = 5.0 \text{ mV}$ , $V_O = 35 \text{ V}$		10	nA	1	1
				0.5	$\mu\text{A}$	1	2,3
$I_{I1}$	Input Leakage Current 1	$V_{CC} = \pm 18 \text{ V}$ , $V_{I^-} = 29 \text{ V}$	0	500	nA	1	1,2,3
$I_{I2}$	Input Leakage Current 2	$V_{CC} = \pm 18 \text{ V}$ , $V_{I^+} = 29 \text{ V}$	0	500	nA	1	1,2,3
$V_O$	Collector Output Voltage	$R_S = 50 \Omega$ , $I_{ST} = -3.0 \text{ mA}$	14		V	1	1,2,3
$CMR$	Common Mode Rejection	$R_S = 50 \Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$	80		dB	1	1,2,3
$I_{OS}$	Output Short Circuit Current	10 ms max test duration	0	200	mA	1	1
				150	mA	1	2
				250	mA	1	3
$A_{VE}$	Large Signal Voltage Gain (Emitter Follower Output)	$R_L = 600 \Omega$		10	$\text{V}/\text{mV}$	1	4
				8.0	$\text{V}/\text{mV}$	1	5,6
$t_{PLH}$	Propagation Delay to High Level	$V_{OD} = 5.0 \text{ mV}$ , $C_L = 50 \text{ pF}$ , $V_I = 100 \text{ mV}$	0	300	ns	4	9,11
			0	600	ns	4	10
$t_{PHL}$	Propagation Delay to Low Level		0	300	ns	4	9,11
			0	500	ns	4	10

**Primary Burn-In Circuit**

(38510/10304 may be used by FSC as an alternate)




**Equivalent Circuit**




**$\mu$ A139QB**  
**Quad Comparator**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A139QB consists of four independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected PNP input stages allow the input common mode voltage to include ground.<sup>6</sup>


- Single Supply Operation
- Dual Supply Operation
- Allow Comparison Of Voltages Near Ground Potential
- Low Current Drain
- Compatible With All Forms Of Logic
- Low Input Bias Current
- Low Input Offset Current
- Low Offset Voltage

**Connection Diagram**  
20-Terminal CCP  
(Top View)

C001460F

**Connection Diagram**14-Lead DIP  
(Top View)

C001021F

**Connection Diagram**  
14-Lead Flatpak  
(Top View)

C001470F

15

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A139FMQB	AA	F-1 (14-Lead Flatpak)
$\mu$ A139DMQB	CA	D-1 (14-Lead DIP)
$\mu$ A139LMQB	2C	C-2 (20-Terminal CCP)

**JAN Product Available**

11201	BCA	D-1 (14-Lead DIP)
11201	BCB	D-1 (14-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
Flatpak	350 mW
DIP and CCP	400 mW
Supply Voltage	$\pm 18$ V or 36 V
Differential Input Voltage <sup>9</sup>	36 V
Input Voltage <sup>10</sup>	-0.3 V to 36 V
Input Current	10 mA
Short Circuit Duration <sup>11</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**


1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IR}$  is guaranteed by the  $V_{IO}$  test.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.
9. The differential input voltage shall not exceed the supply voltage.
10. For supply voltages less than  $\pm 18$  V, the absolute maximum input voltage is equal to the supply voltage. The input common mode voltage or either signal input voltage should not be allowed to go negative more than 0.3 V.
11. Short circuit may be to ground or negative supply. Rating applies to 125°C case temperature or 75°C ambient temperature. Short circuit from output to  $V_+$  can cause extensive heating and eventual destruction. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.

**$\mu$ A139QB**Electrical Characteristics  $V+ = 5$  V,  $V- = 0$  V, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$5.0 \text{ V} \leqslant V+ \leqslant 36 \text{ V}$ , $V_O = 1.4 \text{ V}$	$0 \text{ V} \leqslant V_{CM} \leqslant (V+) - 1.5 \text{ V}$		5.0	mV	1	1
			$0 \text{ V} \leqslant V_{CM} \leqslant (V+) - 2.0 \text{ V}$		9.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leqslant T_A \leqslant 125^\circ\text{C}$			25	$\mu\text{V}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leqslant T_A \leqslant 25^\circ\text{C}$			25	$\mu\text{V}/^\circ\text{C}$	4	3
$I_{IO}$	Input Offset Current	$V_{CM} = 0 \text{ V}$			25	nA	1	1
					100	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leqslant T_A \leqslant 125^\circ\text{C}$			300	$\text{pA}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leqslant T_A \leqslant 25^\circ\text{C}$			400	$\text{pA}/^\circ\text{C}$	4	3
$I_{IB}$	Input Bias Current	$V_{CM} = 0 \text{ V}$	$-100$			nA	1	1
			$-300$			nA	1	2,3
$I_{CC}$	Supply Current (Total)	$V_{CC} = 5.0 \text{ V}$			2.0	mA	1	1,2
					3.0	mA	1	3
		$V_{CC} = 30 \text{ V}$			3.0	mA	1	1,2
					4.0	mA	1	3
$CMR$	Common Mode Rejection	$V+ = 30 \text{ V}$ , $R_S = 50 \text{ }\Omega$ , $V_{CM} = 28 \text{ V}$		76		dB	4	1,2,3
$V_{IR}$	Input Voltage Range	$5.0 \text{ V} \leqslant V+ \leqslant 36 \text{ V}$ , $V_O = 1.4 \text{ V}$	$0$	$V+$ $-1.5$		V	7	1
			$0$	$V+$ $-2$		V	7	2,3
$I_{CEX}$	Output Leakage Current	$V_I+ = 1.0 \text{ V}$ , $V_I- = 0 \text{ V}$ , $V_O = 30 \text{ V}$			200	nA	1	1
					1.0	$\mu\text{A}$	1	2,3
$I_{IL} (\pm)$	Input Leakage Current	$V_{CC+} = 36 \text{ V}$ , $V_I+ = 34 \text{ V}$ , $0\text{V}$ $V_I- = 0\text{V}$ , $34 \text{ V}$	$-500$	500	ns		4	1,2,3
$I_{OL}$	Output Sink Current	$V_I+ = 0 \text{ V}$ , $V_I- = 1.0 \text{ V}$ , $V_O = 1.5 \text{ V}$		6.0		mA	1	1
$V_{LAT}$	Voltage Latch (High Level Input)	$V_I+ = 0 \text{ V}$ , $V_I- = 10 \text{ V}$ , $I_{OL} = 4 \text{ mA}$			400	mV	3	1
$V_{OL}$	Low Level Output Voltage	$V_I+ = 0 \text{ V}$ , $V_I- = 1.0 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$			400	mV	1	1
					700	mV	1	2,3
$A_{VS}$	Large Signal Voltage Gain	$V+ = 15 \text{ V}$ , $R_L = 15 \text{ k}\Omega$		25		$\text{V}/\text{mV}$	4	4,5,6
CS	Channel Separation	$V+ = 30 \text{ V}$		80		dB	4	9
$t_{PLH}$	Propagation Delay to High Level	$V_I = 100 \text{ mV}$ , $R_L = 5.1 \text{ k}\Omega$	$V_{OD} = 5.0 \text{ mV}$		7.0	$\mu\text{s}$	3	10
					5.0	$\mu\text{s}$	3	9,11
		$V_I = 100 \text{ mV}$ , $R_L = 5.1 \text{ k}\Omega$	$V_{OD} = 50 \text{ mV}$		1.2	$\mu\text{s}$	3	10
					0.8	$\mu\text{s}$	3	9,11
$t_{PHL}$	Propagation Delay to Low Level	$V_I = 100 \text{ mV}$ , $R_L = 5.1 \text{ k}\Omega$	$V_{OD} = 5.0 \text{ mV}$		3.0	$\mu\text{s}$	3	10
					2.5	$\mu\text{s}$	3	9,11
		$V_I = 100 \text{ mV}$ , $R_L = 5.1 \text{ k}\Omega$	$V_{OD} = 50 \text{ mV}$		1.0	$\mu\text{s}$	3	10
					0.8	$\mu\text{s}$	3	9,11


**Primary Burn-In Circuit**

(38510/11201 may be used by FSC as an alternate)



CR04001F

**Equivalent Circuit (1/4 of circuit)**




EQ00391F

**$\mu$ A2111QB**  
**Dual Voltage Comparator**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A2111QB is a multi-chip, low input current dual voltage comparator, constructed using the Fairchild Planar Epitaxial process. The  $\mu$ A2111QB operates from the single 5 V integrated circuit logic supply to the standard  $\pm 15$  V operational amplifier supplies. The  $\mu$ A2111QB is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate.<sup>6</sup>

- Low Input Bias Current
- Low Input Offset Current
- Wide Differential Input Voltage
- Power Supply Voltage, Single 5 V To  $\pm 15$  V
- Offset Voltage Null Capability
- Strobe Capability

**Connection Diagram****16-Lead DIP**  
**(Top View)**

CD01440F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A2111DMQB	EA	Mil-M-38510, Appendix C D-2 (16-Lead DIP)

**JAN Product Available**

10305	BEA	D-2 (16-Lead DIP)
10305	BEB	D-2 (16-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Total Supply Voltage	36 V
Negative Supply Voltage	-30 V
Output to Negative Supply Voltage	50 V
Differential Input Voltage	±30 V
Input Voltage <sup>9</sup>	±15 V
Sink Current	50 mA
Strobe Current	10 mA
Short Circuit Duration	10 s

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to V+.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
9. This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less negative.

**$\mu$ A2111QB**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$ , $-14 \text{ V} \leq V_{CM} \leq 13 \text{ V}$		3.0	mV	1	1
				4.0	mV	1	2,3
		$V_{CC} = \pm 2.5$ V, $R_S = 50 \Omega$ , $V_{CM} = 0$ V		3.0	mV	1	1
				4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		25	$\mu\text{V}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		25	$\mu\text{V}/^\circ\text{C}$	4	3
$V_{IO\ adj}$	Input Offset Voltage Adjustment Range		5.0		mV	1	1
$V_{IO(R)}$	Raised Input Offset Voltage <sup>7</sup>	$R_S = 50 \Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$ $V_{BAL} = V_{BAL}/STB = V_+$		3.0	mV	1	1
				4.5	mV	1	2,3
$I_{IO}$	Input Offset Current	$R_S = 100 \text{ k}\Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$		10	nA	1	1,2
				20	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		100	$\text{PA}/^\circ\text{C}$	4	2
		$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		200	$\text{PA}/^\circ\text{C}$	4	3
$I_{IO(R)}$	Raised Input Offset Current <sup>7</sup>	$R_S = 100 \text{ k}\Omega$ , $V_{CM} = 0$ V, $V_{BAL} = V_{BAL}/STB = V_+$		25	nA	1	1,2
				50	nA	1	3
$I_{IB}$	Input Bias Current	$R_S = 50 \Omega$ , $V_{CM} = 0$ V		100	nA	1	1,2
				150	nA	1	3
		$R_S = 50 \Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$		150	nA	1	1,2
				200	nA	1	3
$I_+$	Positive Supply Current (per Channel)			6.0	mA	1	1,2
				7.0	mA	1	3
$I_-$	Negative Supply Current (Total)		-10		mA	1	1,2
			-12		mA	1	3
$V_{OL1}$	Low Level Output Voltage 1	$V_+ = 4.5$ V, $V_- = 0$ V, $V_{I+} = -6$ V, $I_{OL} = 8.0$ mA		0.4	V	1	1,2,3
$V_{OL2}$	Low Level Output Voltage 2	$V_{CC} = \pm 15$ V, $V_{I+} = -5.0$ mV, $I_{OL} = 50$ mA		1.5	V	1	1,2,3
$I_{CEX}$	Output Leakage Current	$V_{CC} = \pm 18$ V, $V_O = 32$ V		10	nA	1	1
				500	nA	1	2
$I_{I1}$	Input Leakage Current 1	$V_{CC} = \pm 18$ V, $V_{I+} = -29$ V		500	nA	1	1,2,3
$I_{I2}$	Input Leakage Current 2	$V_{CC} = \pm 18$ V, $V_{I+} = 29$ V		500	nA	1	1,2,3
$V_O$	Collector Output Voltage	$R_S = 50 \Omega$ , $I_{ST} = -3.0$ mA	14		V	1	1,2,3


**$\mu$ A2111QB (Cont.)**

**Electrical Characteristics**  $V_{CC} = \pm 15$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
CMR	Common Mode Rejection	$R_S = 50 \Omega$ , $-14.5 \text{ V} \leq V_{CM} \leq 13 \text{ V}$	80		dB	1	1,2,3
I <sub>OS</sub>	Output Short Circuit Current	10 ms maximum test duration		200	mA	1	1
				150	mA	1	2
				250	mA	1	3
A <sub>VE</sub>	Large Signal Voltage Gain (Emitter Follower Output)	$R_L = 600 \Omega$	10		V/mV	1	4
			8		V/mV	1	5,6
t <sub>PLH</sub>	Propagation Delay to High Level (Collector Output)	$V_{OD} = 5.0 \text{ mV}$ , $C_L = 50 \text{ pF}$ , $V_I = 100 \text{ mV}$		300	ns	4	9,11
				600	ns	4	10
t <sub>PHL</sub>	Propagation Delay to Low Level (Collector Output)			300	ns	4	9,11
				500	ns	4	10

**Primary Burn-In Circuit**

(38510/10305 may be used by FSC as an alternate)



CR04030F

# $\mu$ A710QB

## High Speed Differential Comparator


Aerospace and Defense Data Sheet  
Linear Products

**Description**


The  $\mu$ A710QB is a differential voltage comparator intended for applications requiring high accuracy and fast response times. It is constructed on a single silicon chip using the Fairchild Planar Epitaxial process. The device is useful as a variable threshold Schmitt trigger, a pulse-height discriminator, a voltage comparator in high speed A/D converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms.<sup>6</sup>

- Low Offset Voltage
- Low Offset Current
- High Voltage Gain
- Low Offset Voltage Drift

**Connection Diagram**  
14-Lead DIP  
(Top View)


**Connection Diagram**

8-Lead Can  
(Top View)



Lead 4 connected to case.

**Connection Diagram**  
10-Lead Flatpak  
(Top View)

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A710DMQB	CA	D-1 (14-Lead DIP)
$\mu$ A710HMQB	GC	A-1 (8-Lead Can)
$\mu$ A710FMQB	HA	F-4 (10-Lead Flatpak)

**JAN Product Available**

10301	BCA	D-1 (14-Lead DIP)
10301	BCB	D-1 (14-Lead DIP)
10301	BGA	A-1 (8-Lead Can)
10301	BGC	A-1 (8-Lead Can)
10301	BHA	F-4 (10-Lead Flatpak)
10301	BHB	F-4 (10-Lead Flatpak)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can and Flatpak	330 mW
DIP	400 mW
Positive Supply Voltage	14 V
Negative Supply Voltage	-7 V
Peak Output Current	10 mA
Differential Input Voltage	$\pm 5$ V
Input Voltage	$\pm 7$ V
Short Circuit Duration	10 s

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_c$  is guaranteed by  $I_+$ ,  $I_-$ :  $P_c = (12) (I_+) + (6) (I_-)$ .
8.  $V_{IR}$  is guaranteed by the CMR test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.

# μA710QB


## μA710QB

**Electrical Characteristics** V+ = 12 V, V- = -6 V, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V <sub>IO</sub>	Input Offset Voltage	50 Ω ≤ R <sub>S</sub> ≤ 200 Ω, V <sub>CM</sub> = 0 V	V <sub>O</sub> = 1.4 V		2.0	mV	1	1
			V <sub>O</sub> = 1.0 V		3.0	mV	1	2
			V <sub>O</sub> = 1.8 V		3.0	mV	1	3
ΔV <sub>IO</sub> /ΔT	Input Offset Voltage Temperature Coefficient	25°C ≤ T <sub>A</sub> ≤ 125°C			10	μV/°C	4	2
		-55°C ≤ T <sub>A</sub> ≤ 25°C			10	μV/°C	4	3
I <sub>IO</sub>	Input Offset Current	V <sub>CM</sub> = 0 V	V <sub>O</sub> = 1.4 V		3.0	μA	1	1
			V <sub>O</sub> = 1.0 V		3.0	μA	1	2
			V <sub>O</sub> = 1.8 V		7.0	μA	1	3
ΔI <sub>IO</sub> /ΔT	Input Offset Current Temperature Coefficient	25°C ≤ T <sub>A</sub> ≤ 125°C			25	nA/°C	4	2
		-55°C ≤ T <sub>A</sub> ≤ 25°C			75	nA/°C	4	3
I <sub>IB</sub>	Input Bias Current	V <sub>CM</sub> = 0 V			20	μA	1	1
					45	μA	1	2,3
I <sub>+</sub>	Positive Supply Current	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 10 mV			9.0	mA	1	1,2,3
I <sub>-</sub>	Negative Supply Current	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 10 mV		-7.0		mA	1	1,2,3
P <sub>C</sub>	Power Consumption	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 10 mV			150	mW	7	1,2,3
CMR	Common Mode Rejection	V <sub>-</sub> = -7.0 V, V <sub>CM</sub> = ±5.0 V, R <sub>S</sub> = 200 Ω		80		dB	1	1,2,3
V <sub>IR</sub>	Input Voltage Range	V <sub>-</sub> = -7.0 V		± 5.0		V	8	1,2,3
V <sub>OH</sub>	Output Voltage HIGH	V <sub>I+</sub> = 5.0 mV, 0 mA ≤ I <sub>OH</sub> ≤ 5.0 mA		2.5	4.0	V	1	1,2,3
V <sub>OL</sub>	Output Voltage LOW	V <sub>I-</sub> = 5.0 mV, I <sub>OL</sub> = 0 mA		-1.0	0	V	1	1,2,3
I <sub>OL</sub>	Output Sink Current	V <sub>I-</sub> = 5.0 mV, V <sub>O</sub> = 0 V		2.0		mA	1	1
				0.5		mA	1	2
				1.0		mA	1	3
A <sub>VS</sub>	Large Signal Voltage Gain			1250		V/V	1	4
				1000		V/V	1	5,6
t <sub>PLH</sub>	Propagation Delay to High Level	C <sub>L</sub> = 5.0 pF, 100 mV step, V <sub>OD</sub> = 5.0 mV			60	ns	4	9
t <sub>PHL</sub>	Propagation Delay to Low Level				60	ns	4	9


**Primary Burn-In Circuit**

(38510/10301 may be used by FSC as an alternate)



CR04010F

**Equivalent Circuit**



EQ00400F

# $\mu$ A711QB

## Dual High Speed Differential Comparator

Aerospace and Defense Data Sheet  
Linear Products

**Description**


The  $\mu$ A711QB is a dual differential voltage comparator featuring high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms. When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided, and pulse stretching on the output is easily accomplished. Other applications of the dual comparator include a window discriminator in pulse height detectors and a double ended limit detector for automatic Go/No-Go test equipment. The  $\mu$ A711QB, which is similar to the  $\mu$ A710QB differential comparator, is constructed using the Fairchild Planar Epitaxial process.<sup>6</sup>

- Fast Response Time
- Low Offset Voltage
- Low Offset Current
- Independent Comparator Strobing

**Connection Diagram**

## 14-Lead DIP

## (Top View)




CD01061F

**Connection Diagram**

## 10-Lead Can

## (Top View)




CD01050F

Lead 5 connected to case.

**Connection Diagram**

## 10-Lead Flatpak

## (Top View)



CD01500F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A711DMQB	CA	D-1 (14-Lead DIP)
$\mu$ A711FMQB	HA	F-4 (10-Lead Flatpak)
$\mu$ A711HMQB	IC	A-2 (10-Lead Can)

**JAN Product Available**

10302 BIC A-2 (10-Lead Can)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can	350 mW
DIP	400 mW
Flatpak	330 mW
Positive Supply Voltage	14 V
Negative Supply Voltage	-7 V
Peak Output Current	50 mA
Differential Input Voltage	$\pm 5$ V
Input Voltage	$\pm 7$ V
Strobe Voltage	0 V to 6 V
Short Circuit Duration	10 s

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $P_c$  is guaranteed by  $I_+$ ,  $I_-$ :  $P_c = (12 \text{ V}) (I_+) + (6 \text{ V}) (I_-)$ .
8.  $V_{IR}$  is guaranteed by the  $V_{IO}$  test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.


**μA711QB**

**Electrical Characteristics** V+ = 12 V, V- = -6 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V <sub>IO</sub>	Input Offset Voltage	50 Ω ≤ R <sub>S</sub> ≤ 200 Ω, V <sub>CM</sub> = 0 V	V <sub>O</sub> = 1.4 V	3.5	mV	1	1
			V <sub>O</sub> = 1.0 V	4.5	mV	1	2
			V <sub>O</sub> = 1.8 V	4.5	mV	1	3
		V- = -7.0 V, R <sub>S</sub> = 200 Ω, V <sub>CM</sub> = ±5.0 V	V <sub>O</sub> = 1.4 V	5.0	mV	1	1
			V <sub>O</sub> = 1.0 V	6.0	mV	1	2
			V <sub>O</sub> = 1.8 V	6.0	mV	1	3
ΔV <sub>IO</sub> /ΔT	Input Offset Voltage Temperature Coefficient	25°C ≤ T <sub>A</sub> ≤ 125°C		10	μV/°C	4	2
		-55°C ≤ T <sub>A</sub> ≤ 25°C		10	μV/°C	4	3
I <sub>IO</sub>	Input Offset Current	V <sub>CM</sub> = 0 V	V <sub>O</sub> = 1.4 V	10	μA	1	1
			V <sub>O</sub> = 1.0 V	20	μA	1	2
			V <sub>O</sub> = 1.8 V	20	μA	1	3
ΔI <sub>IO</sub> /ΔT	Input Offset Current Temperature Coefficient	25°C ≤ T <sub>A</sub> ≤ 125°C		25	nA/°C	4	2
		-55°C ≤ T <sub>A</sub> ≤ 25°C		75	nA/°C	4	3
I <sub>IB</sub>	Input Bias Current	V <sub>CM</sub> = 0 V		75	μA	1	1
				150	μA	1	2,3
I <sub>+</sub>	Positive Supply Current	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 5.0 mV		13.3	mA	1	1,2,3
I <sub>-</sub>	Negative Supply Current	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 5.0 mV	-6.1		mA	1	1,2,3
P <sub>C</sub>	Power Consumption	V <sub>O</sub> = 0 V, V <sub>I-</sub> = 5.0 mV		200	mW	7	1,2,3
CMR	Common Mode Rejection	V- = -7.0 V, V <sub>CM</sub> = ±5.0 V, R <sub>S</sub> = 200 Ω	80		dB	1	1,2,3
V <sub>IR</sub>	Input Voltage Range	V- = -7.0 V	±5.0		V	8	1,2,3
V <sub>OH</sub>	Output High Voltage	V <sub>I+</sub> = 10 mV, 0 mA ≤ I <sub>OH</sub> ≤ 5.0 mA	2.5	5.0	V	1	1,2,3
V <sub>OL</sub>	Output Low Voltage	V <sub>I-</sub> = 10 mV, I <sub>OL</sub> = 0 mA	-1.0	0	V	1	1,2,3
V <sub>O</sub> (ST)	Strobed Output Level	V <sub>ST</sub> = 0.3 V	-1.0	0	V	1	1,2,3
I <sub>OL</sub>	Output Sink Current	V <sub>I-</sub> = 10 mV, V <sub>O</sub> = 0 V	0.5		mA	1	1,2,3
I <sub>O</sub> (ST)	Strobe Current	V <sub>ST</sub> = 100 mV, V <sub>I+</sub> = 10 mV		2.5	mA	1	1,2,3
Avs	Large Signal Voltage Gain		750		V/V	1	4
			500		V/V	1	5,6
t <sub>STR</sub>	Strobe Release Time	C <sub>L</sub> = 5.0 pF, V <sub>I+</sub> = 10 mV		15	ns	4	9
t <sub>TPLH</sub>	Propagation Delay to High Level	C <sub>L</sub> = 5.0 pF, 100 mV step, V <sub>OD</sub> = 5.0 mV		90	ns	4	9
				60	ns	4	9


## **Primary Burn-In Circuit**

(38510/10302 may be used by FSC as an alternate)



GB04050E

## Equivalent Circuit



EQ00410


# $\mu$ A760QB

## High Speed Differential Comparator

Aerospace and Defense Data Sheet  
Linear Products**Description**


The  $\mu$ A760QB is a differential voltage comparator offering considerable speed improvement over the  $\mu$ A710QB and operates from symmetric supplies of  $\pm 4.5$  V to  $\pm 6.5$  V. The  $\mu$ A760QB can be used in high speed analog-to-digital conversion systems and as a zero crossing detector in disc file and tape amplifiers. The  $\mu$ A760QB output features balanced rise and fall times for minimum skew and close matching between the complementary outputs. The outputs are TTL compatible with a minimum sink capability of two gate loads.<sup>6</sup>

- Guaranteed High Speed
- Guaranteed Delay Matching On Both Outputs
- Complementary TTL Compatible Outputs
- High Sensitivity
- Standard Supply Voltages

**Connection Diagram**8-Lead Can  
(Top View)

CD01070F

Lead 4 connected to case.

**Connection Diagram**14-Lead DIP  
(Top View)

CD01080F

15

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A760DMQB	CA	Mil-M-38510, Appendix C D-1 (14-Lead DIP)
$\mu$ A760HMQB	GC	A-1 (8-Lead Can)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can	330 mW
DIP	400 mW
Supply Voltage	±8 V
Peak Output Current	10 mA
Differential Input Voltage	±5 V
Input Voltage <sup>10</sup>	±8 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Response time measured from the 50% point of a 30 mV<sub>p-p</sub> 10 MHz sinusoidal input to the 50% point of the output.
8. Response time measured from the 50% point of a 2 V<sub>p-p</sub> 10 MHz sinusoidal input to the 50% point of the output.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP.
10. For supply voltages less than ±8 V, the absolute maximum input voltage is equal to the supply voltage.


# **$\mu$ A760QB**

## **$\mu$ A760QB**


**Electrical Characteristics**  $\pm 4.5 \text{ V} \leq V_{CC} \leq \pm 6.5 \text{ V}$ , unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IO}$	Input Offset Voltage	$R_S = 50 \Omega$		6.0	mV	1	1,2,3
$I_{IO}$	Input Offset Current			7.5	$\mu\text{A}$	1	1,2,3
$I_{IB}$	Input Bias Current			60	$\mu\text{A}$	1	1,2,3
$V_{IR}$	Input Voltage Range	$V_{CC} = \pm 6.5 \text{ V}$	$\pm 4.0$		V	1	1,2,3
$V_{OH}$	Output Voltage HIGH (either output)	$V_{CC} = \pm 5.0 \text{ V}$ , $0 \text{ mA} \leq I_{OH} \leq 5.0 \text{ mA}$	2.4		V	1	1,2,3
		$V_{CC} = \pm 4.5 \text{ V}$ , $I_{OH} = 80 \mu\text{A}$	2.4		V	1	1,2,3
$V_{OL}$	Output Voltage LOW (either output)	$I_{OL} = 3.2 \text{ mA}$		0.4	V	1	1,2,3
$I_+$	Positive Supply Current	$V_{CC} = \pm 6.5 \text{ V}$		32	mA	1	1,2,3
$I_-$	Negative Supply Current	$V_{CC} = \pm 6.5 \text{ V}$		16	mA	1	1,2,3
$t_{PD}$	Response Time <sup>7</sup>			30	ns	2	9
$t_{PD}$	Response Time <sup>8</sup>			25	ns	2	9
	Response Time Difference Between Outputs <sup>7</sup>						
$\Delta t_{PD}$	$(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } -V_{I2})$			5.0	ns	2	9
$\Delta t_{PD}$	$(t_{PD} \text{ of } +V_{I2}) - (t_{PD} \text{ of } -V_{I1})$			5.0	ns	2	9
$\Delta t_{PD}$	$(t_{PD} \text{ of } +V_{I1}) - (t_{PD} \text{ of } +V_{I2})$			7.5	ns	2	9
$\Delta t_{PD}$	$(t_{PD} \text{ of } -V_{I1}) - (t_{PD} \text{ of } -V_{I2})$			7.5	ns	2	9


**Primary Burn-In Circuit**



**Equivalent Circuit**



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20






**$\mu$ A55107AQB**  
**Dual Line Receiver**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A55107AQB is a high speed, two channel line receiver with common voltage supply and ground terminals. It is designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. It features high input impedance and low input current which induce very little loading on the transmission line systems. The receiver input common mode voltage range is  $\pm 3$  V but can be increased to  $\pm 15$  V by the use of input attenuators. The  $\mu$ A55107AQB features an active pull-up (totem-pole output). The receiver is designed to be used with the  $\mu$ A55110AQB line driver. The receiver is useful in high speed balanced, unbalanced and party-line transmission systems and as a data comparator.<sup>6</sup>

- High Speed
- Standard Supply Voltages
- Dual Channels
- High Common Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Input Common Mode Voltage Range Of  $\pm 3$  V
- Separate Or Common Strobes
- Wired-OR Output Capability
- High DC Noise Margins
- Strobe Input Clamp Diodes

**Connection Diagram****14-Lead DIP  
(Top View)**

CD00930F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A55107ADMQB	CA	Mil-M-38510, Appendix C D-1 14-Lead DIP
<b>JAN Product Available</b>		
10401	BAA	D-1 14-Lead DIP
10401	BAB	D-1 14-Lead DIP
10401	BCA	F-1 14-Lead Flatpak
10401	BCB	F-1 14-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>7</sup>	
DIP	400 mW
Supply Voltage to GND	$\pm 7.0$ V
Differential Input Voltage <sup>8</sup>	$\pm 6.0$ V
Input Voltage to GND	$\pm 5.0$ V
Strobe Input Voltage to GND	5.5 V
Short Circuit Duration <sup>9</sup>	Indefinite

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
8. These voltage values are at +IN with respect to -IN.
9. Short circuit to ground. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.


**$\mu$ A55107AQB**

**Electrical Characteristics**  $V_{CC} = \pm 5.5$  V, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp		
$I_{IH1}$	Input Current HIGH into 1A or 2A	$V_{DIFF} = 0.5$ V, $V_{CM} = \pm 3.0$ V			75	$\mu$ A	1	1,2,3		
$I_{IL1}$	Input Current LOW into 1A or 2A	$V_{DIFF} = -2.0$ V, $V_{CM} = \pm 3.0$ V		-10		$\mu$ A	1	1,2,3		
$I_{IH4}$	Input Current HIGH into 1G or 2G	$V_G = 2.4$ V			40	$\mu$ A	1	1,2,3		
		$V_G = 5.5$ V			1.0	mA	1	1,2,3		
$I_{IL2}$	Input Current LOW into 1G or 2G	$V_G = 0.4$ V		-1.6		mA	1	1,2,3		
$I_{IH2}$	Input Current HIGH into S	$V_{ST} = 2.4$ V			80	$\mu$ A	1	1,2,3		
		$V_{ST} = 5.5$ V			2.0	mA	1	1,2,3		
$I_{IL3}$	Input Current LOW into S	$V_{ST} = 0.4$ V		-3.2		mA	1	1,2,3		
$V_{OH}$	Output Voltage HIGH	$I_{OH} = -400$ $\mu$ A	$V+ = 4.5$ V	2.4		V	1	1,2,3		
		$V_{CM} = \pm 3.0$ V	$V- = -4.5$ V	2.4		V	1	1,2,3		
$V_{OL}$	Output Voltage LOW	$I_{OL} = 16$ mA	$V+ = 4.5$ V		0.4	V	1	1,2,3		
		$V_{CM} = \pm 3.0$ V	$V- = -4.5$ V		0.4	V	1	1,2,3		
$I_{OS}$	Output Short Circuit Current	$V_O = 0$ V		-70	-18	mA	1	1,2,3		
$I_+$	Positive Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0$ mA			30	mA	1	1,2,3		
$I_-$	Negative Supply Current	$V_O = V_{OH}$ , $I_{OH} = 0$ mA		-15		mA	1	1,2,3		
$t_{PLH1}$	Propagation Delay to High Level (Inputs A&B to Output)	$V_{CC} = \pm 5.0$ V, $R_L = 390$ $\Omega$ , $C_L = 50$ pF (See Fig. 1)			25	ns	1	9		
					40	ns	3	10,11		
$t_{PHL1}$	Propagation Delay to Low Level (Inputs A&B to Output)				25	ns	1	9		
					35	ns	3	10,11		
$t_{PLH2}$	Propagation Delay to High Level (Strobe Inputs G or S to Output)				15	ns	1	9		
					30	ns	3	10,11		
$t_{PHL2}$	Propagation Delay to Low Level (Strobe Inputs G or S to Output)				15	ns	1	9		
					25	ns	3	10,11		


## Primary Burn-In Circuit

(38510/10401 may be used by FSC as an alternate)



CR04910F

## Equivalent Circuit



EQ00310F


**$\mu$ A55110AQB**  
**Dual Line Driver**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A55110AQB has improved output current regulation with supply voltage and temperature variations. The higher current outputs allow data to be transmitted over longer lines. It offers optimum performance when used with the  $\mu$ A55107AQB Line Receiver.

It features independent channels with common voltage supply and ground terminals. The driver features a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by LOW logic levels on the inhibit inputs.

The inhibit feature is provided so the circuit can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode,  $I_O(OFF)$ , is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high; the output impedance of output transistor is biased to cutoff.<sup>6</sup>

- No Output Transients On Power-Up Or Down
- Improved Stability Over Supply Voltage And Temperature Ranges
- Constant Current, High Impedance Outputs
- High Speed
- Standard Supply Voltages
- Inhibitor Available For Driver Selection
- High Common Mode Output Voltage Range
- TTL Input Compatibility

**Connection Diagram****14-Lead DIP  
(Top View)**

CD00341F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A55110ADMQB	CA	Mil-M-38510, Appendix C D-1 14-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Supply Voltage to GND	$\pm 7.0$ V
Input Voltage to GND	5.5 V
Output Voltage	-5.0 V to +12 V

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**


1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

# **$\mu$ A55110AQB**

## **$\mu$ A55110AQB Electrical Characteristics**

<b>Symbol</b>	<b>Characteristic</b>		<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>	
$V_{IH}$	Input Voltage HIGH		$\pm 4.5 \text{ V} \leq V_{CC} \leq \pm 5.5 \text{ V}$	2.0		V	1	1,2,3	
$V_{IL}$	Input Voltage LOW		$\pm 4.5 \text{ V} \leq V_{CC} \leq \pm 5.5 \text{ V}$		0.8	V	1	1,2,3	
$V_{IC}$	Input Clamp Voltage		$V_{CC} = \pm 4.5 \text{ V}, I_I = -12 \text{ mA}$	-1.5		V	4	1	
$I_O(ON)$	On-State Output Current		$V_{CC} = \pm 5.5 \text{ V}, V_O = 10 \text{ V}$		15	mA	1	1,2,3	
			$V_{CC} = \pm 4.5 \text{ V}, V_O = -3.0 \text{ V}$	6.5		mA	1	1,2,3	
$I_O(OFF)$	Off-State Output Current		$V_{CC} = \pm 4.5 \text{ V}, V_O = 10 \text{ V}$		100	$\mu\text{A}$	1	1,2,3	
$I_{I\text{ Max}}$	Input Current at Maximum Input Voltage	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 5.5 \text{ V}$		1.0	mA	1	1,2,3	
		D Input	$V_{CC} = \pm 5.5 \text{ V}, V_I = 5.5 \text{ V}$		2.0	mA	1	1,2,3	
$I_{IH}$	Input Current HIGH	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 2.4 \text{ V}$		40	$\mu\text{A}$	1	1,2,3	
		D Input	$V_{CC} = \pm 5.5 \text{ V}, V_I = 2.4 \text{ V}$		80	$\mu\text{A}$	1	1,2,3	
$I_{IL}$	Input Current LOW	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-3.0		mA	1	1,2,3	
		D Input	$V_{CC} = \pm 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-6.0		mA	1	1,2,3	
$I_+(ON)$	Positive Supply Current from V+ with driver enabled		$V_{CC} = \pm 5.5 \text{ V}, \text{ A \& B inputs at } 0.4 \text{ V, C \& D inputs at } 2.0 \text{ V}$		35	mA	1	1,2,3	
$I_-(ON)$	Negative Supply Current from V- with driver enabled			-50		mA	1	1,2,3	
$t_{PLH1}$	Propagation Delay to High Level	Inputs A or B to Y or Z	$V_{CC} = \pm 5.0 \text{ V}, R_L = 50 \Omega, C_L = 40 \text{ pF (See Fig. 1)}$		15	ns	1	9	
$t_{PHL1}$	Propagation Delay to Low Level				15	ns	1	9	
$t_{PLH2}$	Propagation Delay to High Level	Inputs C or D to Y or Z			25	ns	1	9	
$t_{PHL2}$	Propagation Delay to Low Level				25	ns	1	9	

**Primary Burn-In Circuit**



**Equivalent Circuit**

Refer to the Fairchild Linear Data Book Commercial Section


# $\mu$ A55452BQB

## Dual NAND Peripheral Driver

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A55452BQB is a dual high speed general purpose interface driver that converts TTL and DTL logic levels to high current drive capability. The  $\mu$ A55452BQB features two standard series 74 TTL gates in AND configurations driving the base of two high voltage, high current, uncommitted collector output transistors. The  $\mu$ A55452BQB can be used in designing high speed logic buffers, power drivers, lamp drivers, line drivers, MOS drivers, clock drivers and memory drivers.<sup>6</sup>

- No Latch-Up Up to 20 V
- High Output Current Capability
- TTL or DTL Input Compatible
- Input Clamp Diodes
- +5 V Supply Voltage

**Connection Diagram****8-Lead DIP  
(Top View)**

CD00241F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A55452BRMQB	PA	Mil-M-38510, Appendix C D-4 8-Lead DIP

## Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>7</sup>	
DIP	400 mW
Supply Voltage Range <sup>8</sup>	7.0 V
Input Voltage <sup>8</sup>	5.5 V
Inter-Emitter Voltage <sup>9</sup>	5.5 V
Output Voltage <sup>8,10</sup>	30 V
Continuous Output Current <sup>11</sup>	300 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## Group A Electrical Tests Subgroups:



1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

## Group C and D Endpoints: Group A, Subgroup 1

### Notes

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
8. Voltage with respect to network ground.
9. Voltage between two emitters of a multiple emitter input transistor.
10. Voltage which should be applied to any output when it is in the off state.
11. Both channels may conduct simultaneously.

**Figure 1** Switching Time Test Circuit and Waveforms




# **$\mu$ A55452BQB**

## **$\mu$ A55452BQB**


### **Electrical Characteristics**

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{IH}$	Input Voltage HIGH		2.0		V	1	1,2,3
$V_{IL}$	Input Voltage LOW			0.8	V	1	1,2,3
$V_{IC}$	Input Clamp Diode Voltage	$V_{CC} = 4.5 \text{ V}, I_I = -12 \text{ mA}$	-1.5		V	1	1,2,3
$I_{OH}$	Output Current HIGH	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 30 \text{ V}$		100	$\mu\text{A}$	1	1
				300	$\mu\text{A}$	1	2,3
$V_{OL}$	Output Voltage LOW	$V_{CC} = 4.5 \text{ V}, V_{IH} = 2.0 \text{ V}, I_{OL} = 100 \text{ mA}$		0.4	V	1	1
				0.5	V	1	2,3
		$V_{CC} = 4.5 \text{ V}, V_{IH} = 2.0 \text{ V}, I_{OL} = 300 \text{ mA}$		0.7	V	1	1
				0.8	V	1	2,3
$I_I$ Max	Input Current at Maximum Input Voltage	$V_{CC} = 5.25 \text{ V}, V_I = 5.5 \text{ V}$		1.0	mA	1	1,2,3
$I_{IH}$	Input Current HIGH	$V_{CC} = 5.5 \text{ V}, V_I = 2.4 \text{ V}$		40	$\mu\text{A}$	1	1,2,3
$I_{IL}$	Input Current LOW	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-1.6		mA	1	1,2,3
$I_{CCH}$	Supply Current, Output HIGH	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V}$		14	mA	1	1,2,3
$I_{CCL}$	Supply Current, Output LOW	$V_{CC} = 5.5 \text{ V}, V_I = 5.0 \text{ V}$		71	mA	1	1,2,3
$t_{PLH}$	Propagation Delay to High Level	$V_{CC} = 5.0 \text{ V}, I_O = 200 \text{ mA}, C_L = 15 \text{ pF}, R_L = 50 \Omega$ (See Fig. 1)		35	ns	2	9
$t_{PHL}$	Propagation Delay to Low Level			35	ns	2	9
$t_{TLH}$	Transition Time, LOW to HIGH			8.0	ns	2	9
$t_{THL}$	Transition Time, HIGH to LOW			12	ns	2	9

**Primary Burn-In Circuit**



**Equivalent Circuit (1/2 of circuit)**



# **$\mu$ A9614QB**

## Dual Differential Line Driver

Aerospace and Defense Data Sheet  
Linear Products

**Description**

The  $\mu$ A9614QB is a TTL compatible dual differential line driver. It is designed to drive transmission lines either differentially or single ended, back matched or terminated.


The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent leads. This allows multiplex operation (wired-OR) at the driving site in either the single ended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The active pull-up is short circuit protected and offers a low output impedance to allow back matching. The two pairs of outputs are complementary, providing NAND and AND functions of the inputs and adding greater flexibility. The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.<sup>6</sup>

- Single 5 V Supply
- TTL Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Output Clamp Diodes For Termination Of Line Transients
- Complementary Outputs For NAND/AND Operation
- Uncommitted Collector Outputs For Wired-OR Application

**Connection Diagram**

20-Terminal CCP

(Top View)




CD01840F

**Connection Diagram**

16-Lead DIP

(Top View)




CD00301F

**Connection Diagram**

16-Lead Flatpak

(Top View)



CD01830F

16

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A9614DMQB	EA	D-2 16-Lead DIP
$\mu$ A9614FMQB	FA	F-5 16-Lead Flatpak
$\mu$ A9614LMQB	2C	C-2 20-Terminal CCP

**JAN Product Available**

10403	BEA	D-2 16-Lead DIP
10403	BEB	D-2 16-Lead DIP
10403	BFA	F-5 16-Lead Flatpak
10403	FBF	F-5 16-Lead Flatpak

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP, Flatpak, and CCP	400 mW
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Voltage Supplied to Outputs (Open Collector)	-0.5 V to +12 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition B, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IH}$  and  $V_{IL}$  are guaranteed by the  $V_{OL}$ ,  $V_{OH1}$ , and  $V_{OH2}$  tests.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1** Switching Time Test Circuit and Waveforms



**Input Pulse**

PRR = 500 kHz

Amplitude =  $3.0 \pm 0.1$  V

Pulse Width =  $110 \pm 10$  ns

$t_r = t_f \leq 5.0$  ns




**$\mu$ A9614QB**

**Electrical Characteristics**  $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OL}$	Output Voltage LOW	$I_{OL} = 40 \text{ mA}$		400	mV	1	1,2,3
$V_{OH1}$	Output Voltage 1 HIGH	$I_{OH} = -10 \text{ mA}$	2.4		V	1	1,2,3
$V_{OH2}$	Output Voltage 2 HIGH	$I_{OH} = -20 \text{ mA}$	2.0		V	1	1,2,3
$I_{OS}$	Output Short Circuit Current	$V_{CC} = 5.5 \text{ V}, V_O = 0 \text{ V}$	-120	-40	mA	1	1,2,3
$I_{CEX}$	Output Leakage Current	$V_{CC} = 5.5 \text{ V}, V_{CEX} = 12 \text{ V}$		100	$\mu\text{A}$	1	1
				200	$\mu\text{A}$	1	2,3
$I_{IL}$	Low Level Input Current	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-1.6		mA	1	1,2,3
$I_R$	Input Reverse Current	$V_{CC} = 5.5 \text{ V}, V_I = 4.5 \text{ V}$		60	$\mu\text{A}$	1	1
				100	$\mu\text{A}$	1	2
$V_{IH}$	Input Voltage HIGH <sup>7</sup>		2.0		V	1	1,2,3
$V_{IL}$	Input Voltage LOW <sup>7</sup>			0.8	V	1	1,2,3
$V_{OC}$	Clamped Output Voltage LOW	$V_{CC} = 5.5 \text{ V}, I_{OC} = -40 \text{ mA}$	-1.5		V	1	1
$I_{CC}$	Supply Current	$V_{CC} = 5.5 \text{ V}, \text{Inputs} = 0 \text{ V}$		50	mA	1	1,2,3
$I_{Max}$	Supply Current Maximum	$V_{CC} = 7.0 \text{ V}, \text{Inputs} = 0 \text{ V}$		65	mA	1	1
$V_{IC}$	Input Clamp Voltage	$V_{CC} = 4.5 \text{ V}, I_{IC} = -12 \text{ mA}$	-1.5		V	1	1
$I_{IH1}$	High Level Input Current (Inputs 1, 2, & 3)	$V_{CC} = 5.5 \text{ V}, V_I = 2.4 \text{ V}$		40	$\mu\text{A}$	3	1
				100	$\mu\text{A}$	4	2,3
$I_{IH2}$	High Level Input Current (Inputs 1, 2, & 3)	$V_{CC} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$		100	$\mu\text{A}$	4	1,2,3
$V_{VI}$	High Level Input Breakdown Voltage	$V_{CC} = 5.5 \text{ V}, I_I = 1.0 \text{ mA}$	5.5		V	1	1
$t_{PLH1}$	Propagation Delay to High Level (Input to 1Z or 2Z)	$V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF}, VM = 1.5 \text{ V}$ (See Fig. 1)		20	ns	2	9
				32	ns	3	10, 11
$t_{PHL1}$	Propagation Delay to Low Level (Input to 1Z or 2Z)			20	ns	2	9
				30	ns	3	10, 11
$t_{PLH2}$	Propagation Delay to High Level (Input to 1Y or 2Y)			20	ns	2	9
				30	ns	3	10, 11
$t_{PHL2}$	Propagation Delay to Low Level (Input to 1Y or 2Y)			20	ns	2	9
				32	ns	3	10, 11


## Primary Burn-In Circuit

(38510/10403 may be used by FSC as an alternate)



CR04080F

## Equivalent Circuit (1/2 of circuit)



BD00271F

### Note

All resistor values in ohms.

# **$\mu$ A9615QB**

## Dual Differential Line Receiver

Aerospace and Defense Data Sheet  
Linear Products

### Description


The  $\mu$ A9615QB is a dual differential line receiver designed to receive differential digital data from transmission lines and operate using a single 5 V supply. It can receive differential data in the presence of high level ( $\pm 15$  V) common mode voltages and deliver undisturbed TTL logic to the output.

The response time can be controlled by use of an external capacitor. A strobe and a  $130\ \Omega$  terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent lead to allow either wired-OR or active pull-up TTL output configuration.<sup>6</sup>

- TTL Compatible Output
- High Common Mode Voltage Range
- Choice Of An Uncommitted Collector Or Active Pull-Up
- Strobe
- Single 5 V Supply
- Frequency Response Control
- $130\ \Omega$  Terminating Resistor


### Connection Diagram

20-Terminal CCP  
(Top View)




### Connection Diagram

16-Lead DIP  
(Top View)



### Connection Diagram

16-Lead Flatpak  
(Top View)



### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A9615DMQB	EA	D-2 16-Lead DIP
$\mu$ A9615FMQB	FA	F-5 16-Lead Flatpak
$\mu$ A9615LMQB	2C	C-2 20-Terminal CCP

### JAN Product Available

10404	BEA	D-2 16-Lead DIP
10404	BEB	D-2 16-Lead DIP
10404	BFA	F-5 16-Lead Flatpak
10404	BFB	F-5 16-Lead Flatpak

## Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
DIP, Flatpak, and CCP	400 mW
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage	
Data Inputs	± 20 V
Strobe Inputs	-0.5 V to +5.5 V
Voltage Applied to Outputs for	
High output state without	
Active Pull-up	-0.5 V to +13.2 V

## Notes

1. 100% Test and Group A
  2. Group A
  3. Periodic tests, Group C
  4. Guaranteed but not tested
  5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
  6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
  7. Connect Output A to Active Pull-up A and connect Output B to Active Pull-up B.
  8.  $V_{DIFF}$  is a differential input voltage referred from +IN A to -IN A and from +IN B to -IN B.
  9.  $V_{IR}$  is guaranteed by the  $V_{OL}$  and  $V_{OH}$  tests.
  10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition B, PDA calculated using Method 5005, Subgroup 1


## **Quality Conformance Inspection: MIL-STD-883, Method 5005**

#### **Group A Electrical Tests Subgroups:**


1. Static test at 25°C
  2. Static tests at 125°C
  3. Static tests at -55°C
  9. AC tests at 25°C
  10. AC tests at 125°C
  11. AC tests at -55°C

### **Group C and D Endpoints: Group A, Subgroup 1**

**Figure 1** Switching Time Test Circuit and Waveforms



Use  $V_1$  or  $\bar{V}_1$ , ground other input.




**$\mu$ A9615QB**  
Electrical Characteristics

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OL}$	Output Voltage LOW <sup>7,8</sup>	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 15 \text{ mA}$ , $V_{DIFF} = 0.5 \text{ V}$		0.40	V	1	1,2,3
$V_{OH}$	Output Voltage HIGH <sup>7,8</sup>	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -5.0 \text{ mA}$ , $V_{DIFF} = -0.5 \text{ V}$	2.4		V	1	1,2
			2.2		V	1	3
$I_{CEX}$	Output Leakage Current <sup>8</sup>	$V_{CC} = 4.5 \text{ V}$ , $V_{CEX} = 12 \text{ V}$ , $V_{DIFF} = 4.5 \text{ V}$		100	$\mu\text{A}$	1	1
				200	$\mu\text{A}$	1	2,3
$I_{OS}$	Output Short Circuit Current <sup>7,8</sup>	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0 \text{ V}$ , $V_{DIFF} = -0.5 \text{ V}$	-80	-15	mA	1	1,2,3
$I_{IL1}$	Low Level Input Current (Data Input)	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$ , Other Input = 5.5 V	-0.7		mA	1	1,2
			-0.9		mA	1	3
$I_{IL2}$	Low Level Input Current <sup>8</sup> (Strobe)	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$	-2.4		mA	1	1
			-2.4		mA	4	2,3
$I_{IL3}$	Low Level Input Current <sup>8</sup> (Response Control)	$V_{CC} = 5.5 \text{ V}$ , $V_{DIFF} = 0.5 \text{ V}$		-1.2	mA	1	1
				-1.2	mA	4	2,3
$V_{IR}$	Input Voltage Range <sup>9</sup>	$V_{CC} = 5.0 \text{ V}$ , $V_{DIFF} = 1.0 \text{ V}$	-15	15	V	1	1,2,3
$I_{IH}$	High Level Input Current <sup>8</sup> (Strobe)	$V_{CC} = 4.5 \text{ V}$ , $V_{DIFF} = -0.5 \text{ V}$ , $V_R = 4.5 \text{ V}$		2.0	$\mu\text{A}$	1	1
				5.0	$\mu\text{A}$	1	2,3
$R_I$	Input Resistor	$V_{CC} = 5.0 \text{ V}$ , $V_I(R) = 1.0 \text{ V}$ , + Input = GND	77	167	$\Omega$	1	1
$V_{TH}$	Differential Input Threshold Voltage	$V_{CC} = 4.5 \text{ V}$ , $V_{CM} = 0 \text{ V}$	-500	500	mV	1	1,2,3
		$V_{CC} = 5.0 \text{ V}$ , $V_{CM} = \pm 15 \text{ V}$	-1.0	1.0	V	1	1,2,3
$I_{CC}$	Supply Current	$V_{CC} = 5.5 \text{ V}$ , -Inputs = 0 V, + Inputs = 0.5 V		50	mA	1	1,2,3
$V_{IC}$	Input Clamp Voltage (Strobe)	$V_{CC} = 4.5 \text{ V}$ , $I_{IC} = -12 \text{ mA}$	-1.5		V	3	1
$B_{VI}$	High Level Input Breakdown Voltage (Strobe)	$V_{CC} = 5.5 \text{ V}$ , $I_I = 1.0 \text{ mA}$	5.5		V	4	1,2,3
$t_{PLH1}$	Propagation Delay to High Level (Inputs A and B to Output)	$V_{CC} = 5.0 \text{ V}$ , $C_L = 30 \text{ pF}$ , $R_L = 3.9 \text{ k}\Omega$ (See Fig. 1)		50	ns	2	9
				75	ns	3	10, 11
$t_{PHL1}$	Propagation Delay to Low Level (Inputs A and B to Output)	$V_{CC} = 5.0 \text{ V}$ , $C_L = 30 \text{ pF}$ , $R_L = 390 \text{ }\Omega$ (See Fig. 1)		50	ns	2	9
				75	ns	3	10, 11
$t_{PHL2}$	Propagation Delay to Low Level (Strobe to Output)	$V_{CC} = 5.0 \text{ V}$ , $C_L = 30 \text{ pF}$ , $R_L = 390 \text{ }\Omega$		15	ns	4	9
				22	ns	3	10, 11
$t_{PLH2}$	Propagation Delay to High Level (Strobe to Output)	$V_{CC} = 5.0 \text{ V}$ , $C_L = 30 \text{ pF}$ , $R_L = 3.9 \text{ k}\Omega$		15	ns	4	9
				25	ns	3	10, 11


## Primary Burn-In Circuit

(38510/10404 may be used by FSC as an alternate)



CR04090F

## Equivalent Circuit (1/2 of circuit)





EQ00220F

**$\mu$ A9616HQB**  
**Triple Line Driver**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9616HQB is a triple line driver which meets the electrical interface specifications of EIA RS-232-C and CCITT V.24 and/or MIL-STD-188C. Each driver converts TTL/DTL logic levels to EIA/CCITT and/or MIL-STD-188C logic levels for transmission between data terminal equipment and data communications equipment. The output slew rate is internally limited and can be lowered by an external capacitor; all output currents are short circuit limited. The outputs are protected against RS-232-C fault conditions. A logic HIGH on the inhibit terminal interrupts signal transfer and forces the output to a  $V_{OL}$  (EIA/CCITT MARK) state.

For the complementary function, see the  $\mu$ A9627QB Dual EIA RS-232-C and MIL-STD-188C Line Receiver.<sup>6</sup>

- Internal Slew Rate Limiting
- Meets EIA RS-232-C And CCITT V.24 And/Or MIL-STD-188C
- Logic True Inhibit Function
- Output Short Circuit Current-Limiting
- Output Voltage Levels Independent Of Supply Voltages

**Connection Diagram****14-Lead DIP  
(Top View)****Connection Diagram****20-Terminal CCP  
(Top View)****Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9616HDMQB	CA	Mil-M-38510, Appendix C
$\mu$ A9616HLMQB	2C	D-1 14-Lead DIP C-2 20-Terminal CCP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
DIP and CCP	400 mW
Supply Voltage	$\pm 15$ V
Input or Inhibit Voltage	-1.5 V to +6.0 V
Output Signal Voltage	$\pm 15$ V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**


1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IH}$  and  $V_{IL}$  are guaranteed by the  $V_{OH}$  and  $V_{OL}$  tests.
8. All input and supply leads are grounded.
9. An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate. No external capacitor is needed to meet RS-232-C.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1 Switching Time Test Circuit and Waveforms**



Omit  $V_{I2}$  for channel 'C'.

Input: PRR = 50 kHz  
Pulse Width = 20  $\mu$ s  
 $t_f = t_r = 10 \pm 5.0$  ns




# $\mu$ A9616HQB

## $\mu$ A9616HQB


**Electrical Characteristics**  $\pm 10.8 \text{ V} \leq V_{CC} \leq \pm 13.2 \text{ V}$ ,  $R_L = 3.0 \text{ k}\Omega$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OH}$	Output Voltage HIGH	$V_{I1}$ and/or $V_{I2} = V_{INHIBIT} = 0.8 \text{ V}$	5.0	7.0	V	1	1,2,3
$V_{OL}$	Output Voltage LOW	$V_{I1} = V_{I2} = V_{INHIBIT} = 2.0 \text{ V}$	-7.0	-5.0	V	1	1,2,3
$V_{OH}$ to $V_{OL}$	Output Voltage HIGH to Output Voltage LOW Magnitude Matching Error			$\pm 10$	%	1	1,2,3
$I_{OS+}$	Positive Output Short Circuit Current	$R_L = 0 \text{ }\Omega$ , $V_{I1}$ and/or $V_{I2} = V_{INHIBIT} = 0.8 \text{ V}$	-45	-12	mA	1	1,2,3
$I_{OS-}$	Negative Output Short Circuit Current	$R_L = 0 \text{ }\Omega$ , $V_{I1} = V_{I2} = V_{INHIBIT} = 2.0 \text{ V}$	12	60	mA	1	1,2,3
$V_{IH}$	Input Voltage HIGH <sup>7</sup>		2.0		V	1	1,2,3
$V_{IL}$	Input Voltage LOW <sup>7</sup>			0.8	V	1	1,2,3
$I_{IH}$	Input Current HIGH	$V_{I1} = V_{I2} = 2.4 \text{ V}$		40	$\mu\text{A}$	1	1,2,3
		$V_{I1} = V_{I2} = 5.5 \text{ V}$		1.0	mA	1	1,2,3
$I_{IL}$	Input Current LOW	$V_{I1} = V_{I2} = 0.4 \text{ V}$	-1.6		mA	1	1,2,3
$I_+$	Positive Supply Current	$V_{I1} = V_{I2} = V_{INHIBIT} = 0.8 \text{ V}$		25	mA	1	1,2,3
		$V_{I1} = V_{I2} = V_{INHIBIT} = 2.0 \text{ V}$		15	mA	1	1,2,3
$I_-$	Negative Supply Current	$V_{I1} = V_{I2} = V_{INHIBIT} = 0.8 \text{ V}$	-1.0		mA	1	1,2,3
		$V_{I1} = V_{I2} = V_{INHIBIT} = 2.0 \text{ V}$	-25		mA	1	1,2,3
$R_O$	Output Resistance, Power Off <sup>8</sup>	$-2.0 \text{ V} \leq V_O \leq 0.5 \text{ V}$	300		$\Omega$	1	1,2,3
$SR_+$	Positive Slew Rate <sup>9</sup>	$C_L = 2500 \text{ pF}$ , $R_L = 3.0 \text{ k}\Omega$ (See Fig. 1)	4.0	30	$\text{V}/\mu\text{s}$	1	9
			4.0	30	$\text{V}/\mu\text{s}$	2	10,11
$SR_-$	Negative Slew Rate <sup>9</sup>	$C_L = 2500 \text{ pF}$ , $R_L = 3.0 \text{ k}\Omega$ (See Fig. 1)	-30	-4.0	$\text{V}/\mu\text{s}$	1	9
			-30	-4.0	$\text{V}/\mu\text{s}$	2	10,11

**Primary Burn-In Circuit**



**Equivalent Circuit (1/3 of circuit)**



# **$\mu$ A9622QB**




## Dual Line Receiver

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9622QB is a dual line receiver designed to discriminate a worst case logic swing of 2 V from a  $\pm 10$  V common mode noise signal or ground shift. A 1.5 V threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors.

The  $\mu$ A9622QB allows the choice of output states with the input open, without affecting circuit performance by use of S3. A  $130\ \Omega$  terminating resistor is provided at the input of each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased to 12 V by tying it to a positive supply through a resistor. The output circuits allow wired-OR operation.<sup>6</sup>

- TTL Compatible Threshold Voltage
- Input Terminating Resistors
- Choice Of Output State With Inputs Open
- TTL Compatible Output
- High Common Mode
- Wired-OR Capability
- Enable Inputs
- Logic Compatible Supply Voltages

**Connection Diagram**  
**20-Terminal CCP**  
**(Top View)**
**Connection Diagram**
**14-Lead DIP**  
**(Top View)**

**Connection Diagram**  
**14-Lead Flatpak**  
**(Top View)**
**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A9622DMQB	CA	D-1 14-Lead DIP
$\mu$ A9622LMQB	2C	C-2 20-Terminal CCP
$\mu$ A9622FMQB	AA	F-1 14-Lead Flatpak


**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
Flatpak	350 mW
DIP and CCP	400 mW
V+ to GND	-0.5 V to +7.0 V
Input Voltage	$\pm 15$ V
Voltage Applied to Outputs for Output High State	-0.5 V to +13.2 V
V- to GND	-0.5 V to -12 V
Enable to GND	-0.5 V to +15 V

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. When S3 is connected to V-, open inputs cause output to be high.  
When V+ = 5 V, V- = -10 V and S3 is connected to ground, open inputs cause output to be low.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.

**Figure 1 Switching Time Test Circuit and Waveforms**



**Processing:** MIL-STD-883, Method 5004


**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C



**Group C and D Endpoints: Group A, Subgroup 1**



**$\mu$ A9622QB  
Electrical Characteristics**

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OL}$	Output Voltage LOW	$V+ = S3 = 4.5 \text{ V}$ , $V- = -11 \text{ V}$ , $V_{\text{DIFF}} = 2.0 \text{ V}$ , $I_{OL} = 12.4 \text{ mA}$ , EN = open		0.4	V	1	1,2,3
$V_{OH}$	Output Voltage HIGH	$V+ = 4.5 \text{ V}$ , $V- = -9.0 \text{ V}$ , $S3 = 0 \text{ V}$ , $V_{\text{DIFF}} = 1.0 \text{ V}$ , $I_{OH} = -0.2 \text{ mA}$ , EN = open	3.0		V	1	1
			2.9		V	1	2
			2.8		V	1	3
$I_{CEX}$	Output Leakage Current	$V+ = 4.5 \text{ V}$ , $V- = -11 \text{ V}$ , $S3 = 0 \text{ V}$ , $V_{\text{DIFF}} = 1.0 \text{ V}$ , $V_O = 12 \text{ V}$ , EN = open		100	$\mu\text{A}$	1	1
				200	$\mu\text{A}$	1	2
				50	$\mu\text{A}$	1	3
$I_{OS}$	Output Short Circuit Current	$V+ = 5.0 \text{ V}$ , $V- = -10 \text{ V}$ , $V_{\text{DIFF}} = 1.0 \text{ V}$ , $V_O = S3 = 0 \text{ V}$ , EN = open	-3.1	-1.4	mA	1	1
			-3.1	-1.3	mA	1	2,3
$I_{R(EN)}$	Enable Input Leakage Current	$V+ = S3 = 4.5 \text{ V}$ , $V- = -11 \text{ V}$ , $I_N = \text{open}$ , EN = 4.0 V		2.0	$\mu\text{A}$	1	1
				5.0	$\mu\text{A}$	1	2
$I_F(EN)$	Enable Input Forward Current	$V+ = 5.5 \text{ V}$ , $V- = -9.0 \text{ V}$ , $V_I = \text{open}$ , EN = S3 = 0 V	-1.5		mA	1	1,2,3
$I_F(+IN)$	+Input Forward Current	$V+ = 5.0 \text{ V}$ , $V- = -10 \text{ V}$ , $V_{I+} = 0 \text{ V}$ , $V_{I-} = \text{GND}$ , EN = S3 = open	-2.1		mA	1	1
			-2.0		mA	1	2
			-2.3		mA	1	3
$I_F(-IN)$	-Input Forward Current	$V+ = S3 = 5.0 \text{ V}$ , $V- = -10 \text{ V}$ , $V_{I+} = \text{GND}$ , $V_{I-} = 0 \text{ V}$ , EN = open	-2.4		mA	1	1
			-2.3		mA	1	2
			-2.6		mA	1	3
$V_{IL(EN)}$	Input Voltage LOW	$4.5 \text{ V} \leq V+ \leq 5.5 \text{ V}$ , $-11 \text{ V} \leq V- \leq -9.0 \text{ V}$ , EN = open		1.0	V	1	1
				0.7	V	1	2
				1.3	V	1	3
$V_{TH}$	Differential Input Threshold Voltage	$4.5 \text{ V} \leq V+ \leq 5.5 \text{ V}$ , $-11 \text{ V} \leq V- \leq -9.0 \text{ V}$ , EN = open	1.0	2.0	V	1	1,2,3
$V_{CM}$	Common Mode Voltage	$V+ = 5.0 \text{ V}$ , $V- = -10 \text{ V}$ , $1.0 \text{ V} \leq V_{\text{DIFF}} \leq 2.0 \text{ V}$	-10	+10	V	1	1
$R_T$	Terminating Resistance		91	215	$\Omega$	1	1
$I_+$	Positive Supply Current	$V+ = S3 = V_{I+} = 5.5 \text{ V}$ , $V- = 11 \text{ V}$ , $V_{I-} = 0 \text{ V}$		22.9	mA	1	1
$I_-$	Negative Supply Current		-11.1		mA	1	1
$t_{PLH}$	Propagation Delay to High Level	$V+ = 5.0 \text{ V}$ , $V- = -10 \text{ V}$ , $0 \text{ V} \leq V_I \leq 3.0 \text{ V}$ , $C_L = 30 \text{ pF}$	$R_L = 3.9 \text{ k}\Omega$	50	ns	2	9
$t_{PHL}$	Propagation Delay to Low Level	(See Fig. 1)	$R_L = 390 \text{ }\Omega$	50	ns	2	9


### Primary Burn-In Circuits



CR04111F

CR04120F

### Equivalent Circuit



# **$\mu$ A9624QB**


## **Dual TTL, MOS Interface Element**

Aerospace and Defense Data Sheet  
Linear Products**Description**


The  $\mu$ A9624QB is a dual two-input TTL compatible interface gate specifically designed to drive MOS. The output swing is adjustable and will allow it to be used as a data driver, clock driver, or discrete MOS driver. It has an active output for driving medium capacitive loads.

The TTL and MOS devices manufactured by Fairchild Semiconductor are considered as positive TRUE logic (the more positive voltage level is assigned the binary state of "1" or TRUE). Following MIL-STD-806B logic symbol specifications, the  $\mu$ A9624QB is represented as a NAND gate. This convention (of assuming MOS as a positive TRUE logic) has not been uniformly accepted by the industry; therefore, it is necessary to note that with negative TRUE MOS logic (the more negative voltage level is assigned the binary state of "1" or TRUE) the  $\mu$ A9624QB acts as an AND gate.<sup>6</sup>

- TTL Compatible Inputs/Output
- MOS Compatible Output/Inputs
- Low Power

**Connection Diagram****14-Lead DIP  
(Top View)**

CD01910F

**Connection Diagram****14-Lead Flatpak  
(Top View)**

CD01920F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9624FMQB	AA	F-1 14-Lead Flatpak
$\mu$ A9624DMQB	CA	D-1 14-Lead DIP


**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Flatpak	350 mW
DIP	400 mW
V+ to GND	V- to +10 V
Voltage Applied to Outputs for High Output State	V- to V+
Input Voltage	-0.5 V to +5.5 V
V- to GND	-30 V to +0.5 V
V- to Tap	-30 V to +0.5 V
V <sub>T</sub>	(V+) + (0.5 V)

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available.  
Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. V<sub>IH</sub> is guaranteed by the V<sub>OL</sub> test.
8. V<sub>IL</sub> is guaranteed by the V<sub>OH</sub> test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Flatpak and 120°C/W for the DIP.

**Figure 1 Switching Time Test Circuit and Waveforms**



**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**


**$\mu$ A9624QB  
Electrical Characteristics**

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OH1}$	Output Voltage HIGH	$V_+ = 4.5 \text{ V}$ , $V_- = -28 \text{ V}$ , $V_T = 0 \text{ V}$ , $I_{OH} = -10 \mu\text{A}$	-1.0		V	1	1,2,3
$V_{OH2}$	Output Voltage HIGH	$V_+ = V_T = 5.5 \text{ V}$ , $V_- = -20 \text{ V}$ , $I_{OH} = -10 \mu\text{A}$	3.5		V	1	1,2,3
$V_{OL}$	Output Voltage LOW	$V_+ = V_T = 5.0 \text{ V}$ , $I_{OL} = 10 \text{ mA}$	-14 V	V	1	1,2,3	
		$V_- = -28 \text{ V}$	-27 V	V	1	1,2,3	
$V_{IH}$	Input Voltage HIGH <sup>7</sup>		1.9		V	1	1
			1.7		V	1	2
			2.1		V	1	3
$V_{IL}$	Input Voltage LOW <sup>8</sup>			1.1	V	1	1
				0.8	V	1	2
				1.1	V	1	3
$I_F$	Input Load Current	$V_+ = 5.5 \text{ V}$ , $-28 \text{ V} \leq V_- \leq -11 \text{ V}$ , $V_F = 0.4 \text{ V}$	-1.25		mA	1	1
			-1.13		mA	1	2
			-1.4		mA	1	3
$I_R$	Input Leakage Current	$V_+ = 5.5 \text{ V}$ , $-28 \text{ V} \leq V_- \leq -11 \text{ V}$ , $V_R = 4.0 \text{ V}$		2.0	$\mu\text{A}$	1	1,3
				5.0	$\mu\text{A}$	1	2
$I_{CEX}$	Output Leakage Current	$V_+ = 5.5 \text{ V}$ , $V_- = -28 \text{ V}$ , $V_T = 0 \text{ V}$ , $V_O = 0 \text{ V}$		50	$\mu\text{A}$	1	1
$I_{OS}$	Output Short Circuit Current	$V_+ = 4.5 \text{ V}$ , $V_- = V_O = -11 \text{ V}$ , $V_T = V_I = 0 \text{ V}$	-32	-14	mA	1	1
			-28	-11	mA	1	2
			-31	-12	mA	1	3
$I_+$	Positive Supply Current	$V_+ = 5.5 \text{ V}$ , $V_- = -15 \text{ V}$ , $V_T = 0 \text{ V}$ , Inputs Open		6.1	mA	1	1
$I_{Max}$	Current Max	$V_+ = 10 \text{ V}$ , $V_- = -30 \text{ V}$ , $V_T = 0 \text{ V}$ , Inputs Open		10	mA	1	1
$t_{PLH}$	Propagation Delay to High Level	$V_+ = 5.0 \text{ V}$ , $V_- = -13 \text{ V}$ , $V_T = 0 \text{ V}$ (See Fig. 1)		250	ns	2	9
				100	ns	2	9

**Primary Burn-In Circuit**



**Equivalent Circuit**



# $\mu$ A9625QB


## Dual TTL, MOS Interface Element

Aerospace and Defense Data Sheet  
Linear Products**Description**


The  $\mu$ A9625QB is a dual MOS to TTL level converter. It is designed to convert standard negative MOS logic levels to TTL levels. The  $\mu$ A9625QB features a high input impedance which allows preservation of the driving MOS logic level.

The TTL and MOS devices manufactured by Fairchild Semiconductor are considered as positive TRUE logic (the more positive voltage level is assigned the binary state of "1" or TRUE). Following MIL-STD-806B logic symbol specifications, the  $\mu$ A9625QB is represented as a non-inverting buffer. This convention (of assuming MOS as a positive TRUE logic) has not been uniformly accepted by the industry; therefore, it is necessary to note that with negative TRUE MOS logic (the more negative voltage level is assigned the binary state of "1" or TRUE), the  $\mu$ A9625QB acts as an inverter.<sup>6</sup>

- TTL Compatible Inputs/Output
- MOS Compatible Output/Inputs
- Low Power

**Connection Diagram**14-Lead DIP  
(Top View)

CD01890F

**Connection Diagram**14-Lead Flatpak  
(Top View)

CD01900F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9625FMQB	AA	F-1 14-Lead Flatpak
$\mu$ A9625DMQB	CA	D-1 14-Lead DIP

## Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Flatpak	350 mW
DIP	400 mW
V+ to GND	V- to +10 V
Voltage Applied to Outputs for High Output State	-0.5 V to V+
Input Voltage	V+ to V-
V- to GND	-30 V to +0.5 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## Group A Electrical Tests Subgroups:


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

## Group C and D Endpoints: Group A, Subgroup 1

### Notes

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $V_{IH}$  is guaranteed by the  $V_{OH}$  test.
8.  $V_{IL}$  is guaranteed by the  $V_{OL}$  test.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Flatpak and 120°C/W for the DIP.

**Figure 1** Switching Time Test Circuit and Waveforms




---

 **$\mu$ A9625QB**  
**Electrical Characteristics**


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{OH}$	Output Voltage HIGH	$V+ = 4.5 \text{ V}$ , $V- = -11 \text{ V}$ , $I_{OH} = -60 \text{ }\mu\text{A}$	2.6		V	1	1
			2.5		V	1	2,3
$V_{OL}$	Output Voltage LOW	$V+ = 5.5 \text{ V}$ , $V- = -11 \text{ V}$ , $I_{OL} = 1.5 \text{ mA}$		0.5	V	1	1,2,3
				0.5	V	1	1,2,3
$V_{IH}$	Input Voltage HIGH <sup>7</sup>			-3.0	V	1	1,2,3
$V_{IL}$	Input Voltage LOW <sup>8</sup>		-9.0		V	1	1,2,3
$I_F$	Input Load Current	$V+ = 5.0 \text{ V}$ , $V- = -13 \text{ V}$ , $V_F = -3.0 \text{ V}$		210	$\mu\text{A}$	1	1,2,3
$I_{CEX}$	Output Leakage Current	$V+ = V_{CEX} = 4.5 \text{ V}$ , $V- = -13 \text{ V}$		50	$\mu\text{A}$	1	1
$I_{+L}$	Positive Supply Current LOW	$V+ = 5.5 \text{ V}$ , $V- = -15 \text{ V}$ , $V_I = -10 \text{ V}$		4.8	mA	1	1
$I_{+H}$	Positive Supply Current HIGH	$V+ = 5.5 \text{ V}$ , $V- = -15 \text{ V}$ , $V_I = 0 \text{ V}$		2.1	mA	1	1
$I_-$	Negative Supply Current	$V+ = 5.5 \text{ V}$ , $V- = -15 \text{ V}$ , Input Open or Gnd	-9.0		mA	1	1
$I_{-Max}$	Negative Supply Current Maximum	$V+ = 8.0 \text{ V}$ , $V- = -20 \text{ V}$ , $V_I = 0 \text{ V}$	-25		mA	1	1
$t_{PLH}$	Propagation Delay to High Level	$V+ = 5.0 \text{ V}$ , $V- = -13 \text{ V}$ , (See Fig. 1)		100	ns	2	9
$t_{PHL}$	Propagation Delay to Low Level			150	ns	2	9

**Primary Burn-In Circuit**



CR04960F

**Equivalent Circuit**




EQ00810F

**$\mu$ A9627QB**  
**Dual Line Receiver**Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9627QB is a dual line receiver which meets the electrical interface specifications of EIA RS-232C and MIL-STD-188C. The input circuitry accommodates  $\pm 25$  V input signals and the differential inputs allow user selection of either inverting or non-inverting logic for the receiver operation. The  $\mu$ A9627QB provides both a selectable hysteresis range and selectable receiver input resistance. When lead 1 is tied to V-, the typical switching points are at 2.6 V and -2.6 V, thus meeting RS-232-C requirements. When lead 1 is open, the typical switching points are at 50  $\mu$ A and -50  $\mu$ A, thus satisfying the requirements of MIL-STD-188C LOW level interface. Connecting the R lead to the (-) input yields an input impedance in the range of 3 k $\Omega$  to 7 k $\Omega$  and satisfies RS-232-C requirements; leaving R unconnected, the input resistance will be greater than 6 k $\Omega$  to satisfy MIL-STD-188C.

The output circuitry is TTL/DTL compatible and will allow "collector-dotting" to generate the wired-OR function. A TTL/DTL strobe is also provided for each receiver.<sup>6</sup>

- EIA RS-232-C Input Standards
- MIL-STD-188C Input Standards
- Variable Hysteresis Control
- High Common Mode Rejection
- R Control (5 k $\Omega$  Or 10 k $\Omega$ )
- Wired-OR Capability
- Choice Of Inverting And Non-Inverting Inputs
- Outputs And Strobe TTL Compatible

**Connection Diagram****16-Lead DIP**  
**(Top View)**

CD01860F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9627DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>7</sup>	
DIP	400 mW
V+ to GND	0 V to +15 V
V- to GND	0 V to -15 V
Input Voltage Referred to GND	± 25 V
Strobe to GND	-0.5 V to +5.5 V
Applied Output Voltage	-0.5 V to +15 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**



1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1** Switching Time Test Circuit and Waveforms



15 pF includes jig capacitance.  
All diodes are FD777 or equivalent.

# $\mu$ A9627QB

## $\mu$ A9627QB

**Electrical Characteristics** Hysteresis, -IN A, -IN B, RA, and RB Open for MIL-STD-188C, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp		
V <sub>OL</sub>	Output Voltage LOW	V <sub>+</sub>	= 10.8 V, V <sub>-</sub>	= -13.2 V, V <sub>I+</sub>	= 0.6 V, I <sub>OL</sub>	= 6.4 mA	0.4	V	1	1,2,3
V <sub>OH</sub>	Output Voltage HIGH	V <sub>+</sub>	= 10.8 V, V <sub>-</sub>	= -13.2 V, V <sub>I+</sub>	= 0.6 V, I <sub>OH</sub>	= -0.5 mA	2.4	V	1	1,2,3
I <sub>OS</sub>	Output Short Circuit Current	V <sub>+</sub>	= 13.2 V, V <sub>-</sub>	= -10.8 V, V <sub>I+</sub>	= 0.6 V, Outputs Grounded		-3.0	mA	1	1,2,3
I <sub>IH(ST)</sub>	Input Current HIGH (Strobe)	V <sub>+</sub>	= 10.8 V,	V <sub>ST</sub>	= 2.4 V		40	$\mu$ A	1	1,2,3
		V <sub>-</sub>	= -13.2 V, V <sub>I+</sub>	V <sub>ST</sub>	= 5.5 V		1.0	mA	1	1,2,3
R <sub>I</sub>	Input Resistance	V <sub>+</sub>	= 13.2 V, V <sub>-</sub>	= -13.2 V, -3.0 V $\leq$ V <sub>I+</sub> $\leq$ 3.0 V		6.0		k $\Omega$	1	1,2,3
I <sub>TH+</sub>	Positive Threshold Current	$\pm$ 10.8 V $\leq$ V <sub>CC</sub> $\leq$ $\pm$ 13.2 V, V <sub>O</sub> = 2.4 V				100	$\mu$ A	1	1,2,3	
I <sub>TH-</sub>	Negative Threshold Current	$\pm$ 10.8 V $\leq$ V <sub>CC</sub> $\leq$ $\pm$ 13.2 V, V <sub>O</sub> = 0.4 V				-100	$\mu$ A	1	1,2,3	
V <sub>IL(ST)</sub>	Input Voltage LOW (Strobe)	V <sub>I+</sub> = -0.6 V				0.8	V	1	1,2,3	
V <sub>IH(ST)</sub>	Input Voltage HIGH (Strobe)	V <sub>+</sub>	= 13.2 V, V <sub>-</sub>	= -10.8 V, V <sub>I+</sub>	= -0.6 V	2.0		V	1	1,2,3
I <sub>+</sub>	Positive Supply Current	$\pm$ 10.8 V $\leq$ V <sub>CC</sub> $\leq$ $\pm$ 13.2 V V <sub>I+</sub> = -0.6 V				18	mA	1	1,3	
						12.4	mA	1	2	
I <sub>-</sub>	Negative Supply Current	$\pm$ 10.8 V $\leq$ V <sub>CC</sub> $\leq$ $\pm$ 13.2 V V <sub>I+</sub> = 0.6 V				-16	mA	1	1,3	
						-11.4	mA	1	2	


**Electrical Characteristics** +IN A and -IN B connected to ground, RA and RB connected to -IN A and -IN B, and Hysteresis connected to V- for RS-232C, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp	
R <sub>I</sub>	Input Resistance	3.0 V $\leq$ V <sub>I</sub> $\leq$ 25 V		3.0	7.0	k $\Omega$	1	1,2,3	
		-3.0 V $\leq$ V <sub>I</sub> $\leq$ -25 V		3.0	7.0	k $\Omega$	1	1,2,3	
V <sub>I</sub>				-2.0	2.0	V	1	1,2,3	
V <sub>TH+</sub>					3.0	V	1	1,2,3	
V <sub>TH-</sub>				-3.0		V	1	1,2,3	


**Electrical Characteristics** V<sub>CC</sub> =  $\pm$  12 V for MIL-STD-188C and RS-232C

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
t <sub>PLH</sub>	Propagation Delay to High Level	(See Fig. 1)			250	ns	2	9
t <sub>PHL</sub>	Propagation Delay to Low Level	(See Fig. 1)			250	ns	2	9

## Primary Burn-In Circuit



## Equivalent Circuit (1/2 of circuit)



# **$\mu$ A9636AQB**

## **Dual Programmable Slew Rate Line Driver**


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9636AQB is a TTL/CMOS compatible, dual, single ended, line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The  $\mu$ A9636AQB is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control lead (WS) and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current limiting is provided in both output states. The  $\mu$ A9636AQB is designed for nominal power supplies of  $\pm 12$  V.

Inputs are TTL compatible with input current loading low enough ( $1/10$  UL) to be compatible with CMOS logic also. Clamp diodes are provided on the inputs to limit transients below ground.<sup>6</sup>

- Programmable Slew Rate Limiting
- Meets EIA RS-423 Requirements
- Output Short Circuit Protection
- TTL And CMOS Compatible Inputs

**Connection Diagram****8-Lead DIP  
(Top View)**

CD00920F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9636ARMQB	PA	Mil-M-38510, Appendix C D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>10</sup>	
DIP	400 mW
V+ to GND	V- to +15 V
V- to GND	0.5 V to -15 V
V+ to V-	0 to +30 V
Output to GND	±15 V
Output Source Current	-150 mA
Output Sink Current	150 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**


**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Only one output shorted at a time.
8.  $V_{IH}$  is guaranteed by the  $V_{OH}$  test.
9.  $V_{IL}$  is guaranteed by the  $V_{OL}$  test.
10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1 Switching Time Test Circuit and Waveforms**



$C_L$  includes jig and probe capacitance



$V_I$   
 Amplitude = 3.0 V  
 Offset = 0 V  
 Pulse Width = 500  $\mu$ s  
 PRR = 1 kHz  
 $t_r = t_f = 10$  ns


# **$\mu$ A9636AQB**

## **$\mu$ A9636AQB**


**Electrical Characteristics**  $10.8 \text{ V} \leq V_+ \leq 13.2 \text{ V}$ ,  $-13.2 \text{ V} \leq V_- \leq -10.8 \text{ V}$ , and  $10 \text{ k}\Omega \leq R_{ws} \leq 500 \text{ k}\Omega$ , unless otherwise specified.

<b>Symbol</b>	<b>Characteristic</b>	<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Note</b>	<b>Subgrp</b>
$V_{OH1}$	Output Voltage HIGH	$R_L$ to GND ( $R_L = \infty$ )	5.0	6.0	V	1	1,2,3
$V_{OH2}$	Output Voltage HIGH	$R_L$ to GND ( $R_L = 3.0 \text{ k}\Omega$ )	5.0	6.0	V	1	1,2,3
$V_{OH3}$	Output Voltage HIGH	$R_L$ to GND ( $R_L = 450 \text{ }\Omega$ )	4.0	6.0	V	1	1,2,3
$V_{OL1}$	Output Voltage LOW	$R_L$ to GND ( $R_L = \infty$ )	-6.0	-5.0	V	1	1,2,3
$V_{OL2}$	Output Voltage LOW	$R_L$ to GND ( $R_L = 3.0 \text{ k}\Omega$ )	-6.0	-5.0	V	1	1,2,3
$V_{OL3}$	Output Voltage LOW	$R_L$ to GND ( $R_L = 450 \text{ }\Omega$ )	-6.0	-4.0	V	1	1,2,3
$R_O$	Output Resistance	$R_L = 450 \text{ }\Omega$		50	$\Omega$	1	1,2,3
$I_{os+}$	Positive Output Short Circuit Current <sup>7</sup>	$V_O = 0 \text{ V}$ , $V_I = 0 \text{ V}$ , $R_{ws} = 10 \text{ k}\Omega$	-150	-15	mA	1	1,2,3
$I_{os-}$	Negative Output Short Circuit Current <sup>7</sup>	$V_O = 0 \text{ V}$ , $V_I = 2.0 \text{ V}$ , $R_{ws} = 10 \text{ k}\Omega$	15	150	mA	1	1,2,3
$I_{CEx}$	Output Leakage Current	$V_{CC} = 0 \text{ V}$ , $V_O = \pm 6.0 \text{ V}$ , $R_{ws} = 10 \text{ k}\Omega$	-100	100	$\mu\text{A}$	1	1,2,3
$V_{IH}$	Input Voltage HIGH <sup>8</sup>		2.0		V	1	1,2,3
$V_{IL}$	Input Voltage LOW <sup>9</sup>			0.8	V	1	1,2,3
$V_{IC}$	Input Clamp Diode Voltage	$I_I = 15 \text{ mA}$	-1.5		V	1	1,2,3
$I_{IL}$	Input Current LOW	$V_I = 0.4 \text{ V}$	-80		$\mu\text{A}$	1	1,2,3
$I_{IH}$	Input Current HIGH	$V_I = 2.4 \text{ V}$		10	$\mu\text{A}$	1	1,2,3
		$V_I = 5.5 \text{ V}$		100	$\mu\text{A}$	1	1,2,3
$I_+$	Positive Supply Current	$V_+ = 12 \text{ V}$ , $V_- = -12 \text{ V}$ , $R_L = \infty$ , $R_{ws} = 100 \text{ k}\Omega$ , $V_I = 0 \text{ V}$		18	mA	1	1,2,3
$I_-$	Negative Supply Current	$V_+ = 12 \text{ V}$ , $V_- = -12 \text{ V}$ , $R_L = \infty$ , $R_{ws} = 100 \text{ k}\Omega$ , $V_I = 0 \text{ V}$	-18		mA	1	1,2,3
$t_r$	Rise Time (See Fig. 1)	$R_{ws} = 10 \text{ k}\Omega$	0.8	1.4	$\mu\text{s}$	1	9
		$R_{ws} = 100 \text{ k}\Omega$	8.0	14	$\mu\text{s}$	1	9
		$R_{ws} = 500 \text{ k}\Omega$	40	70	$\mu\text{s}$	1	9
		$R_{ws} = 1000 \text{ k}\Omega$	80	140	$\mu\text{s}$	1	9
$t_f$	Fall Time (See Fig. 1)	$R_{ws} = 10 \text{ k}\Omega$	0.8	1.4	$\mu\text{s}$	1	9
		$R_{ws} = 100 \text{ k}\Omega$	8.0	14	$\mu\text{s}$	1	9
		$R_{ws} = 500 \text{ k}\Omega$	40	70	$\mu\text{s}$	1	9
		$R_{ws} = 1 \text{ M}\Omega$	80	140	$\mu\text{s}$	1	9

## **Primary Burn-In Circuit**



## Equivalent Circuit



EQ00300F


# **$\mu$ A9637AQB**

## **Dual Differential Line Receiver**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9637AQB is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the  $\mu$ A9637AQB satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The  $\mu$ A9637AQB is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5 V power supply and has Schottky TTL compatible outputs. The  $\mu$ A9637AQB has an operational input common mode range  $\pm 7$  V either differentially or to ground.<sup>6</sup>

- Dual Channels
- Single 5 V Supply
- Satisfies EIA Standards RS-422 and RS-423
- Built In  $\pm 35$  mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology

**Connection Diagram****8-Lead DIP**  
**(Top View)**

CD00221F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9637ARMQB	PA	Mil-M-38510, Appendix C D-4 8-Lead DIP

## Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Supply Voltage	-0.5 V to +7.0 V
Input Voltage	$\pm 15$ V
Differential Input Voltage	$\pm 15$ V
Output Voltage	-0.5 V to +5.5 V
Output Sink Current	50 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## Group A Electrical Tests Subgroups:


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

## Group C and D Endpoints: Group A, Subgroup 1


### Notes

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Only one output should be shorted at a time.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1** Switching Time Test Circuit and Waveforms



$C_L$  includes jig and probe capacitance.  
All diodes are FD700 or equivalent



$V_I$   
 Amplitude = 1.0 V  
 Offset = 0.5 V  
 Pulse Width = 100 ns  
 PRR = 5.0 MHz  
 $t_f = t_r = 5.0$  ns


# **$\mu$ A9637AQB**

## **$\mu$ A9637AQB**


**Electrical Characteristics**  $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$V_{TH}$	Differential Input Threshold Voltage	$V_{CM} = \pm 7.0 \text{ V}$		-0.2	0.2	V	1	1,2,3
$V_{TH(R)}$	Differential Input Threshold Voltage Resistor	$V_{CM} = \pm 7.0 \text{ V}$		-0.4	0.4	V	1	1,2,3
$I_I$	Input Current	$0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$	$V_{I+} = 10 \text{ V}$		3.25	mA	1	1,2,3
			$V_{I+} = -10 \text{ V}$	-3.25		mA	1	1,2,3
$V_{OL}$	Output Voltage LOW	$V_{CC} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V	1	1,2,3
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 4.5 \text{ V}, I_{OH} = -1.0 \text{ mA}$		2.5		V	1	1,2,3
$I_{OS}$	Output Short Circuit Current <sup>7</sup>	$V_{CC} = 5.5 \text{ V}, V_O = 0 \text{ V}$		-100	-40	mA	1	1,2,3
$I_{CC}$	Supply Current	$V_{CC} = 5.5 \text{ V}, V_{I+} = 0.5 \text{ V}, V_{I-} = \text{GND}$			50	mA	1	1,2,3
$t_{PLH}$	Propagation Delay to High Level	$V_{CC} = 5.0 \text{ V}$ (See Fig. 1)			25	ns	2	9
$t_{PHL}$	Propagation Delay to Low Level				25	ns	2	9

**Primary Burn-In Circuit**



**Equivalent Circuit**



# **$\mu$ A9638QB**


## **Dual High Speed**

### **Differential Line Driver**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9638QB is a Schottky, TTL compatible dual differential line driver. It is designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem-pole TTL outputs, with active pull-up and pull-down. The device features a short circuit protected active pull-up with low output impedance and is specified to drive 50  $\Omega$  transmission lines at high speed. The 8-Lead DIP provides high package density.<sup>6</sup>

- Single 5 V Supply
- Schottky Technology
- TTL And CMOS Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Complementary Outputs
- Fast Propagation Delay
- "Glitchless" Differential Output
- Delay Time Stable With V<sub>CC</sub> And Temperature Variations

**Connection Diagram****8-Lead DIP****(Top View)**

CD01850F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9638RMQB	PA	Mil-M-38510, Appendix C D-4 8-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>7</sup>	
DIP	400 mW
Supply Voltage	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +7.0 V

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**



**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
8. Guaranteed by  $V_{OL}$  and  $V_{OH}$  tests.
9. Guaranteed by maximum  $V_{CC}$ .
10. Guaranteed by  $V_T - \bar{V}_T$  output balance.

**Figure 1 Terminated Output Voltage and Output Balance**



**Figure 2 Switching Time Test Circuit and Waveforms**



The pulse generator has the following characteristics:

$Z_0 = 50 \Omega$ , PRR = 500 kHz

$t_w = 100 \text{ ns}$ ,  $t_r \leq 5.0 \text{ ns}$


$C_L$  includes probe and jig capacitance.

**$\mu$ A9638QB**


**Electrical Characteristics**  $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{IH}$	Input Voltage HIGH <sup>8</sup>		2.0		V	1	1,2,3
$V_{IL}$	Input Voltage LOW <sup>8</sup>			0.5	V	1	1,2,3
$V_{IC}$	Clamped Input Voltage	$I_I = -18 \text{ mA}$	-1.2		V	1	1,2,3
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 4.5 \text{ V},$ $V_{IH} = 2.0 \text{ V},$ $V_{IL} = 0.5 \text{ V}$	2.5		V	1	1,2,3
		$I_{OH} = -10 \text{ mA}$		2.0	V	1	1,2,3
$V_{OL}$	Output Voltage LOW	$V_{IH} = 2.0 \text{ V}, V_{IL} = 0.5 \text{ V},$ $I_{OL} = 30 \text{ mA}$		0.5	V	1	1,2,3
		$V_{CC} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$		50	$\mu\text{A}$	1	1,2,3
$I_{I \text{ Max}}$	Input Current at Maximum Input Voltage	$V_{CC} = 5.5 \text{ V}, V_I = 2.7 \text{ V}$		25	$\mu\text{A}$	1	1,2,3
$I_{IL}$	Input Current HIGH	$V_{CC} = 5.5 \text{ V}, V_{IL} = 0.5 \text{ V}$	-200		$\mu\text{A}$	1	1,2,3
$I_{OS}$	Short Circuit Output Current	$V_{CC} = 5.5 \text{ V}, V_O = 0 \text{ V}$	-150	-50	mA	1	1,2,3
$V_T, \bar{V}_T$	Terminated Output Voltage	(See Fig. 1)	2.0		V	1	1,2,3
				0.4	V	1	1,2,3
				3.0	V	1	1,2,3
				0.4	V	1	1
$I_{CEX}$	Output Leakage Current	$V_{CC} = 0 \text{ V},$ $-0.25 \text{ V} \leq V_{CEX} \leq 5.5 \text{ V}$	-150	150	$\mu\text{A}$	1	1,2,3
$I_{CC}$	Supply Current (Total)	$V_{CC} = 5.5 \text{ V}, \text{ no load;}$ All inputs at 0 V		75	mA	1	1,2,3
$t_{PLH}$	Propagation Delay to High Level	$C_L = 15 \text{ pF}, R_L = 100 \Omega,$ $V_{CC} = 5.0 \text{ V}$ (See Fig. 2)		20	ns	1	9
$t_{PHL}$	Propagation Delay to Low Level			20	ns	1	9
$t_f$	Fall Time, 90% – 10%			20	ns	1	9
$t_r$	Rise Time, 10% – 90%			20	ns	1	9

**Primary Burn-In Circuit**



**Equivalent Circuit (1/2 of circuit)**




# **$\mu$ A9639AQB**

## **Dual Differential Line Receiver**

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A9639AQB is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422, RS-423, and RS-232C. In addition, the  $\mu$ A9639AQB satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The  $\mu$ A9639AQB is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5 V power supply and has Schottky TTL compatible outputs. The  $\mu$ A9639AQB has an operational input common mode range of  $\pm 7$  V either differentially or to ground.<sup>6</sup>

- Dual Channels
- Single 5 V Supply
- Satisfies EIA Standards RS-422, RS-423, and RS-232C
- Built-In  $\pm 35$  mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology

**Connection Diagram****8-Lead DIP  
(Top View)**

CD00221F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9639ARMQB	PA	Mil-M-38510, Appendix C D-4 8-Lead DIP

## Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Supply Voltage	-0.5 V to +7.0 V
Input Voltage	$\pm 15$ V
Differential Input Voltage	$\pm 15$ V
Output Voltage	-0.5 V to +5.5 V
Output Sink Current	50 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## Group A Electrical Tests Subgroups:


1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

## Group C and D Endpoints: Group A, Subgroup 1


### Notes

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Only one output should be shorted at a time.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Figure 1** Switching Time Test Circuit and Waveforms



$C_L$  includes jig and probe capacitance.  
All diodes are FD700 or equivalent.



$V_i$   
 Amplitude = 1.0 V  
 Offset = 0.5 V  
 Pulse Width = 100 ns  
 PRR = 5.0 MHz  
 $t_r = t_f \leq 5.0$  ns

---

# $\mu$ A9639AQB


---

## $\mu$ A9639AQB

**Electrical Characteristics**  $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$V_{TH}$	Differential Input Threshold Voltage	$V_{CM} = 7.0 \text{ V}$		-0.2	0.2	V	1	1,2,3
$V_{TH(R)}$	Differential Input Threshold Voltage Resistor	$V_{CM} = 7.0 \text{ V}$		-0.4	0.4	V	1	1,2,3
$I_I$	Input Current	$0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$	$V_{I+} = 10 \text{ V}$		3.25	mA	1	1,2,3
			$V_{I+} = -10 \text{ V}$	-3.25		mA	1	1,2,3
$V_{OL}$	Output Voltage LOW	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 20 \text{ mA}$			0.5	V	1	1,2,3
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -1.0 \text{ mA}$		2.5		V	1	1,2,3
$I_{OS}$	Output Short Circuit Current <sup>7</sup>	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0 \text{ V}$		-100	-40	mA	1	1,2,3
$I_{CC}$	Supply Current	$V_{CC} = 5.5 \text{ V}$ , $V_{I+} = 0.5 \text{ V}$ , $V_{I-} = \text{GND}$			50	mA	1	1,2,3
$t_{PLH}$	Propagation Delay to High Level	$V_{CC} = 5.0 \text{ V}$ (See Fig. 1)			85	ns	2	9
$t_{PHL}$	Propagation Delay to Low Level				85	ns	2	9

**Primary Burn-In Circuit**



CR04130F

**Equivalent Circuit**



BD00183F

# $\mu$ A9667QB

## High Current/Voltage Darlington Driver

Aerospace and Defense Data Sheet  
Linear Products

**Description**

The  $\mu$ A9667QB is comprised of seven high voltage, high current NPN Darlington transistor pairs. It features common emitter, open collector outputs. To maximize its effectiveness, this unit contains suppression diodes for inductive loads and an appropriate emitter base resistor for leakage.


The  $\mu$ A9667QB offers solutions to a great many interface needs including solenoids, relays, lamps, small motors and LEDs.

Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.<sup>6</sup>

- Seven High Gain Darlington Pairs
- High Output Voltage
- High Output Current
- DTL, TTL, PMOS, CMOS Compatible
- Suppression Diodes For Inductive Loads

**Connection Diagram**

16-Lead DIP  
(Top View)



CD00940F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A9667DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
DIP	400 mW
Output Voltage	55 V
Input Voltage	30 V
Emitter-Base Voltage	6.0 V
Continuous Collector Current	500 mA
Continuous Base Current	25 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7.  $I_{(OFF)}$  current limit is guaranteed against partial turn-on of the output.
8.  $V_{(ON)}$  voltage limit guarantees a minimum output sink current per the specified test conditions.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.


# **$\mu$ A9667QB**

**$\mu$ A9667QB**

**Electrical Characteristics**  $\pm 10.8 \text{ V} \leq V_{CC} \leq \pm 13.2 \text{ V}$ ,  $R_L = 3.0 \text{ k}\Omega$ , unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$I_{CEX}$	Output Leakage Current	$V_{CE} = 50 \text{ V}$			100	$\mu\text{A}$	1	1,2,3
$V_{CE(\text{SAT})}$	Collector-Emitter Saturation Voltage	$I_C = 350 \text{ mA}$	$I_B = 500 \mu\text{A}$		1.6	$\text{V}$	1	1,2
			$I_B = 600 \mu\text{A}$		1.6	$\text{V}$		3
		$I_C = 200 \text{ mA}$	$I_B = 350 \mu\text{A}$		1.3	$\text{V}$	1	1,2
			$I_B = 400 \mu\text{A}$		1.3	$\text{V}$		3
		$I_C = 100 \text{ mA}$	$I_B = 250 \mu\text{A}$		1.1	$\text{V}$	1	1,2
			$I_B = 300 \mu\text{A}$		1.1	$\text{V}$		3
$I_I(\text{ON})$	Input Current	$V_I = 3.85 \text{ V}$			1.35	$\text{mA}$	1	1,2,3
$I_I(\text{OFF})$	Input Current <sup>7</sup>	$I_C = 500 \mu\text{A}$		50		$\mu\text{A}$	1	1,3
				35		$\mu\text{A}$	1	2
$V_I(\text{ON})$	Input Voltage <sup>8</sup>	$V_{CE} = 2.0 \text{ V}$ , $I_C = 200 \text{ mA}$			2.4	$\text{V}$	1	1,2
					2.6	$\text{V}$	1	3
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 250 \text{ mA}$			2.7	$\text{V}$	1	1,2
					2.9	$\text{V}$	1	3
		$V_{CE} = 2.0 \text{ V}$ , $I_C = 300 \text{ mA}$			3.0	$\text{V}$	1	1,2
					3.2	$\text{V}$	1	3
$I_R$	Clamp Diode Leakage Current	$V_R = 50 \text{ V}$			50	$\mu\text{A}$	1	1,2,3
$V_F$	Clamp Diode Forward Voltage	$I_F = 350 \text{ mA}$			2.0	$\text{V}$	1	1,2,3
$h_{FE}$	DC Forward Current Transfer Ratio	$V_{CE} = 2.0 \text{ V}$ , $I_C = 350 \text{ mA}$	1000				1	1,2,3
$t_{PLH}$	Propagation Delay to High Level	0.5 $V_I$ to 0.5 $V_O$			5.0	$\mu\text{s}$	4	9
	Propagation Delay to Low Level				5.0	$\mu\text{s}$	4	9

**Primary Burn-In Circuit**



CR04150F

**Equivalent Circuit**



EQ000341F

# $\mu$ A26LS31QB

## Quad High Speed Differential Line Driver

Aerospace and Defense Data Sheet  
Linear Products

### Description

The  $\mu$ A26LS31QB is a quad differential line driver designed for digital data transmission over balanced lines. The  $\mu$ A26LS31QB meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines. The circuit provides an enable and disable function common to all four drivers. The  $\mu$ A26LS31QB features three-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load. The  $\mu$ A26LS31QB offers optimum performance when used with the  $\mu$ A26LS32QB Quad Differential Line Receiver.<sup>2</sup>


- Low Output Skew
- Low Input To Output Delay
- Operation From Single 5.0 V Supply
- Output Will Not Load Line When  $V_{CC} = 0$
- Four Line Drivers In One Package For Maximum Package Density
- Output Short Circuit Protection
- Complementary Outputs
- Meets The Requirements Of EIA Standard RS-422
- High Output Drive Capability For 100  $\Omega$  Terminated Transmission Lines

### Notes

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

### Connection Diagram

16-Lead DIP  
(Top View)




CD02170F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A26LS31DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

### Connection Diagram

20 Terminal CCP  
(Top View)



CD02250F

16

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A26LS31LMQB	2C	Mil-M-38510, Appendix C C-2 20-Terminal CCP

# $\mu$ A26LS32QB

## Quad Differential Line Receiver

Aerospace and Defense Data Sheet  
Linear Products

### Description

The  $\mu$ A26LS32QB is a quad line receiver designed to meet the requirements of EIA Standards RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission. The device features an input sensitivity of 200 mV over the input range of  $\pm 7.0$  V. The  $\mu$ A26LS32QB provides an enable and disable function common to all four receivers and three-state outputs with 8.0 mA sink capability and incorporates a fail safe input/output relationship which keeps the outputs high when the inputs are open. The  $\mu$ A26LS32QB offers optimum performance when used with the  $\mu$ A26LS31QB Quad Differential Line Driver.<sup>2</sup>


- Input Voltage Range Of  $\pm 7.0$  V (Differential Or Common Mode)  $\pm 0.2$  V Sensitivity Over The Input Voltage Range
- Meets All The Requirements Of EIA Standards RS-422 And RS-423
- High Input Impedance
- 30 mV Input Hysteresis
- Operation From Single 5.0 V Supply
- Fail Safe Input/Output Relationship With Output Always High When Inputs Are Open.
- Three-State Drive, With Choice Of Complementary Output Enables, For Receiving Directly Onto A Data Bus.
- Low Propagation Delay
- Advanced Low Power Schottky Processing

### Notes

1. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

### Connection Diagram

16-Lead DIP  
(Top View)




CD02180F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A26LS32DMQB	EA	Mil-M-38510, Appendix C D-2 16-Lead DIP

### Connection Diagram

20-Terminal CCP  
(Top View)



CD02260F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A26LS32LMQB	2C	Mil-M-38510, Appendix C C-2 20-Terminal CCP

Alpha Numeric Index, Industry Cross  
Reference, Ordering Information

1

Thermal Considerations

2

Testing, Quality and Reliability

3

CLASIC™

4

Disk Drives

5

Voltage Regulators

6

Operational Amplifiers

7

Comparators

8

Interface

9

Data Acquisition

10

Special Functions

11

Aerospace and Defense

12

Hi-Rel Voltage Regulators

13

Hi-Rel Operational Amplifiers

14

Hi-Rel Comparators

15

Hi-Rel Interface

16

Hi-Rel Data Acquisition

17

Hi-Rel Special Functions


18

Package Outlines

19

Sales Offices and Distributors

20





# $\mu$ A571SQB

## Analog to Digital Converter

Aerospace and Defense Data Sheet  
Linear Products

### Description

The  $\mu$ A571SQB is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers—all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 25  $\mu$ s.


The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.

Operating on supplies of 5 V to  $\pm$  15 V, the  $\mu$ A571SQB will accept analog inputs of 0 V to 10 V unipolar, or  $\pm$  5 V bipolar, externally selectable. The device will also operate with a -12 V supply. As the BLANK and CONVERT input is driven LOW, the 3-state outputs will be open and a conversion starts. Upon completion of the conversion, the DATA READY line will go LOW and the data will appear at the output. Pulling the BLANK and CONVERT input HIGH blanks the outputs and readies the device for the next conversion. The  $\mu$ A571SQB executes a true 10-bit conversion with no missing codes in approximately 25  $\mu$ s.

- Complete A/D Converter With Reference And Clock
- Fast Successive Approximation Conversion
- No Missing Codes Over Full Temperature Range
- Digital Multiplexing—3-State Outputs
- Low Cost Monolithic Construction

### Connection Diagram

18-Lead DIP  
(Top View)



CD01171F

### Order Information

Part No.	Case/ Finish	Package Code
$\mu$ A571SDMQB	VC	Mil-M-38510, Appendix C D-6 (18-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>12</sup>	
DIP	400 mW
Supply Voltage Range	V+ = 4.5 V to 5.5 V
V+ to Digital Common	V- = -12 V to -16.5 V
V- to Digital Common	0 V to 7 V
Analog Common to Digital Common	0 V to -16.5 V
Analog Input to Analog Common	±1 V
Control Inputs	±15 V
Digital Outputs (Blank Mode)	0 V to V+ 0 V to V+

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. EA is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.
8. VFS is guaranteed trimmable to zero with an external 50 Ω potentiometer in place of the 15 Ω fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.
9. TCvzsu is guaranteed by the Vzsu tests.
10. TCvzs is guaranteed by the Vzs tests.
11. The data output lines have active pull-ups to source 0.5 mA. The DATA READY line is open collector with a nominal 6.0 kΩ internal pull-up resistor.
12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
9. AC tests at 25°C

**Group C and D Endpoints: Group A, Subgroup 1**

# $\mu$ A571SQB

## $\mu$ A571SQB

**Electrical Characteristics**  $V+ = 5.0$  V,  $V- = -15$  V, all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp	
RESO	Resolution			10	Bits	4	1	
$E_A$	Relative Accuracy <sup>7</sup>			$\pm 1.0$	LSB	1	1,2,3	
$V_{FS}$	Full Scale Calibration <sup>8</sup>	With 15 $\Omega$ Resistor in Series with Analog Input		$\pm 3.0$	LSB	1	1	
$V_{zs}$	Unipolar Offset			$\pm 1.0$	LSB	1	1,2,3	
	Bipolar Offset			$\pm 1.0$	LSB	1	1,2,3	
DNL	Differential Nonlinearity			10	Bits	4	1	
TC $v_{zs}$	Temperature Coefficient of Unipolar Offset <sup>9</sup>	$25^\circ C \leq T_A \leq 125^\circ C$		$\pm 2.0$	LSB	1	2	
				20	ppm/ $^\circ C$	1	2	
	Temperature Coefficient of Bipolar Offset <sup>10</sup>	$-55^\circ C \leq T_A \leq 25^\circ C$		$\pm 2.0$	LSB	1	3	
				20	ppm/ $^\circ C$	1	3	
TC $v_{FS}$	Temperature Coefficient of Full Scale Calibration	$25^\circ C \leq T_A \leq 125^\circ C$		$\pm 2.0$	LSB	1	2	
				20	ppm/ $^\circ C$	1	2	
	R = 15 $\Omega$ , $-55^\circ C \leq T_A \leq 25^\circ C$	$-55^\circ C \leq T_A \leq 25^\circ C$		$\pm 2.0$	LSB	1	3	
				20	ppm/ $^\circ C$	1	3	
PSRR	Power Supply Rejection Ratio	$4.5 V \leq V+ \leq 5.5 V$		$\pm 2.0$	LSB	1	1	
		$-16.5 V \leq V- \leq -13.5 V$		$\pm 2.0$	LSB	1	1	
$Z_I$	Analog Input Resistance		3.0	7.0	k $\Omega$	1	1	
$V_{IR}$	Analog Input Ranges	Unipolar		0	10	V	1	1
		Bipolar			$\pm 5.0$	V	1	1
OC	Output Coding	Unipolar		Positive True Binary			1	1
		Bipolar		Positive True Offset Binary			1	1
$I_{OL}$	Output Sink Current	$V_O = 0.4$ V	3.2		mA	1	2,3	
$I_{OH}$	Output Source Current (Bit Outputs) <sup>11</sup>	$V_O = 2.4$ V		-0.5	mA	1	2,3	
$\bar{B}\bar{C}$ IIH	Output Leakage When Blanked			$\pm 40$	$\mu A$	1	1	
$\bar{B}\bar{C}$ IIL	Blank and Convert Input			$\pm 40$	$\mu A$	1	1	
$V_{IH}$	Blank-Logic "1"		2.0		V	1	1	
$V_{IL}$	Convert-Logic "0"			0.8	V	1	1	


# $\mu$ A571SQB

## $\mu$ A571SQB (Cont.)

**Electrical Characteristics**  $V_+ = 5.0 \text{ V}$ ,  $V_- = -15 \text{ V}$ , all voltages measured with respect to digital common, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$I_{BLK}$	Operating Current-Blank Mode	$V_+ = 5.0 \text{ V}$		10	mA	1	1
		$V_+ = 15 \text{ V}$		10	mA	1	1
		$V_- = -15 \text{ V}$		15	mA	1	1
$I_{CONV}$	Operating Current-Convert Mode	$V_+ = 5.0 \text{ V}$		10	mA	4	1
		$V_+ = 15 \text{ V}$		20	mA	4	1
		$V_- = -15 \text{ V}$		20	mA	4	1
$t_{CONV}$	Conversion Time		15	40	$\mu\text{s}$	1	9

## Primary Burn-In Circuit



CR04891F

Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20






# $\mu$ A3045QB

## General Purpose Transistor Array

Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A3045QB is a general purpose transistor array that contains a differentially connected pair and three individually isolated transistors. The part is designed for general purpose, low power applications for consumer and industrial applications.<sup>6</sup>

- Low Input Offset Voltage
- Wideband Operation
- Low Noise
- Matched Differential Amplifier

**Connection Diagram****14-Lead DIP  
(Top View)**

CD01270F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A3045DMQB	CA	MIL-M-38510, Appendix C D-1 (14-Lead DIP)

**JAN Product Available**

10802	BCA	D-1 (14-Lead DIP)
10802	BCB	D-1 (14-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>8</sup>	
DIP	400 mW
Collector-to-Emitter Voltage, $V_{CEO}$ <sup>9,10</sup>	15 V
Collector-to-Base Voltage, $V_{CBO}$ <sup>9,10</sup>	20 V
Collector-to-Substrate Voltage, $V_{CIO}$ <sup>9,11</sup>	20 V
Emitter-to-Base Voltage, $V_{EBO}$ <sup>9,10</sup>	5 V
Collector Current, $I_C$ <sup>9, 10</sup>	50 mA

**Processing:** MIL-STD-883, Method 5004**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1**Quality Conformance Inspection:** MIL-STD-883, Method 5005**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1****Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Low Frequency, Small-Signal Equivalent Circuit Characteristic.
8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
9. The collector of each transistor except Q5 is isolated from the substrate by an integral diode. The substrate must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
10. Rating applies to each transistor within the array.
11. Rating applies to each transistor within the array except Q5; refer to  $V_{CEO}$  rating.

# $\mu$ A3045QB

## $\mu$ A3045QB Electrical Characteristics


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$V_{(BR)CBO}$	Collector-to-Base Breakdown Voltage	$I_C = 10 \mu A, I_E = 0 \mu A$	20		V	1	1
$V_{(BR)CEO}$	Collector-to-Emitter Breakdown Voltage	$I_C = 1.0 mA, I_B = 0 \mu A$	15		V	1	1
$V_{(BR)CIO}$	Collector-to-Substrate Breakdown Voltage	$I_C = 10 \mu A, I_C = 0 \mu A$	20		V	1	1
$V_{(BR)EBO}$	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu A, I_C = 0 \mu A$	5.0		V	1	1
$I_{CBO}$	Collector Cutoff Current	$V_{CB} = 10 V, I_E = 0 \mu A$		40	nA	1	1
		$V_{CB} = 35 V, I_E = 0 \mu A$		0.2	μA	4	2
				10	nA	4	3
$I_{CEO}$	Collector Cutoff Current	$V_{CE} = 3.0 V, I_B = 0 \mu A$		0.5	μA	1	1
		$V_{CE} = 10 V, I_B = 0 \mu A$		1.0	μA	4	2
				0.2	μA	4	3
$V_{BE}$	Base Emitter Voltage (Unsaturated)	$V_{CE} = 3.0 V, I_E = -1.0 mA$	0.6	0.8	V	4	1
			0.45	0.65	V	4	2
			0.75	0.95	V	4	3
$V_{BE}$	Base Emitter Voltage (Unsaturated)	$V_{CE} = 3.0 V, I_E = -10 mA$		0.9	V	4	1
				0.75	V	4	2
				1.0	V	4	3
$h_{FE}$	Static Forward Current-Transfer Ratio (Static Beta)	$V_{CE} = 3.0 V, I_C = 1.0 mA$	40			1	1
$ I_{l01} - I_{l02} $	Input Offset Current for Matched Pair Q1 and Q2	$V_{CE} = 3.0 V, I_C = 1.0 mA$		2.0	μA	1	1
$V_{BE(SAT)}$	Base-to-Emitter Voltage	$V_{CE} = 3.0 V, I_E = 1.0 mA$		1.0	V	4	1,2
		$I_E = 10 mA$		1.1	V	4	3
$ V_{BEQ1} - V_{BEQ2} $	Input Offset Voltage for Differential Pair $ V_{BE1} - V_{BE2} $	$V_{CE} = 3.0 V, I_C = 1.0 mA$		5.0	mV	1	1
				7.0	mV	4	2,3
$ V_{BEQA} - V_{BEQB} $	Input Offset Voltage for Isolated Transistors $ V_{BE3} - V_{BE4} ,  V_{BE4} - V_{BE5} ,  V_{BE5} - V_{BE3} $	$V_{CE} = 3.0 V, I_C = 1.0 mA$		5.0	mV	1	1
				8.0	mV	4	2,3
$\Delta V_{BE}/\Delta T$	Temperature Coefficient of Base-to-Emitter Voltage	$V_{CE} = 3.0 V, I_C = 1.0 mA$	-2.2	-1.0	$mV/^\circ C$	4	2,3
$V_{CE(SAT)}$	Collector-to-Emitter Saturation Voltage	$I_B = 1.0 mA, I_C = 10 mA$		0.4	V	4	1,3
				0.6	V	4	2

**$\mu$ A3045QB (Cont.)**  
**Electrical Characteristics**

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$ \Delta V_{IO}  / \Delta T$	Input Offset Voltage Temperature Sensitivity	$V_{CE} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$		15	$\mu\text{V}/^\circ\text{C}$	4	2,3
$I_{CIO}$	Collector-to-Substrate Cutoff Current	$V_{CI} = 40 \text{ V}$		10	nA	4	1,3
				200	nA	4	2
$I_{EBO}$	Emitter-to-Base Cutoff Current	$V_{EB} = 4.0 \text{ V}$ , $I_C = 0 \text{ } \mu\text{A}$		10	nA	4	1,3
				200	nA	4	2
$h_{FEQA} / h_{FEQB}$	Magnitude of Static Beta Ratio for Any Two Isolated Transistors	$V_{CE} = 3.0 \text{ V}$	0.9	1.1		4	1
		$I_C = 1.0 \text{ mA}$	0.85	1.15		4	2,3
$h_{fe}$	Forward Current — Transfer Ratio <sup>7</sup>	$V_{CE} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$	60			4	4,5
			35			4	6
$f_T$	Gain-Bandwidth Product	$V_{CE} = 3.0 \text{ V}$ , $I_C = 1.0 \text{ mA}$	300		MHz	4	4
$t_D$	Delay Time			100	ns	3	9
				160	ns	3	10,11
$t_r$	Rise Time			50	ns	3	9
				80	ns	3	10,11
$t_s$	Storage Time			200	ns	3	9
				300	ns	3	10,11
$t_f$	Fall Time			80	ns	3	9
				125	ns	3	10,11
CS	Channel Separation		80		dB	3	9


**Primary Burn-In Circuit**

(38510/10802 may be used by FSC as an alternate)



CR04070F

**Equivalent Circuit**



# **$\mu$ A555QB**


## **Single Timing Circuit**

Aerospace and Defense Data Sheet  
Linear Products**Description**


The  $\mu$ A555QB Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied ending the time-out.

The output is compatible with TTL circuits and can drive relays or indicator lamps.<sup>6</sup>

- **Timing Control,  $\mu$ s To Hours**
- **Astable Or Monostable Operating Modes**
- **Adjustable Duty Cycle**
- **High Sink Or Source Output Current**
- **TTL Output Drive Capability**
- **Low Temperature Stability**
- **Normally ON Or Normally OFF Output**

**Connection Diagram****8-Lead DIP  
(Top View)**

CD01210F

**Connection Diagram  
8-Lead Can  
(Top View)**

CD01510F

**Order Information**

Part No.	Case/ Finish	Package Code
$\mu$ A555HMQB	GC	A-1 (8-Lead Can)
$\mu$ A555RMQB	PA	D-4 (8-Lead DIP)

**JAN Product Available**

10901	BGC	A-1 (8-Lead Can)
10901	BPA	D-4 (8-Lead DIP)
10901	BPB	D-4 (8-Lead DIP)

**Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>7</sup>	
Can	330 mW
DIP	400 mW
Supply Voltage	±18 V
Discharge Current	200 mA
Output Sink Current	200 mA
Output Source Current	-200 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-In:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

**Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C
10. AC tests at 125°C
11. AC tests at -55°C

**Group C and D Endpoints: Group A, Subgroup 1**

**Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP.

**μA555QB**Electrical Characteristics  $4.5 \text{ V} \leq V_{CC} \leq 16.5 \text{ V}$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp	
$I_{CC}$	Supply Current	$V_{CC} = 15 \text{ V}, R_L = \infty$			12	mA	1	1,2,3	
		$V_{CC} = 5.0 \text{ V}, R_L = \infty$			5.0	mA	1	1,2,3	
$V_{TH}$	Threshold Voltage	$V_{CC} = 15 \text{ V}$		9.7	10.3	V	1	1,2,3	
		$V_{CC} = 5.0 \text{ V}$		3.0	3.6	V	1	1,2,3	
$V_{TR}$	Trigger Voltage	$V_{CC} = 15 \text{ V}$		4.8	5.2	V	1	1,2,3	
		$V_{CC} = 5.0 \text{ V}$		1.45	1.9	V	1	1,2,3	
$I_{TR}$	Trigger Current	$V_{CC} = 15 \text{ V}$		-5.0		$\mu\text{A}$	1	1,2,3	
$V_R$	Reset Voltage	$5.0 \text{ V} \leq V_{CC} \leq 15 \text{ V}$		0.1	1.0	V	1	1,2,3	
$I_R$	Reset Current	$V_{CC} = 15 \text{ V}$		-1.6	0	mA	1	1,2,3	
$I_{TH}$	Threshold Current	$V_{CC} = 15 \text{ V}$			0.25	$\mu\text{A}$	1	1,2	
					2.5	$\mu\text{A}$	1	3	
$V_{CV}$	Control Voltage Level	$V_{CC} = 15 \text{ V}$		9.6	10.4	V	1	1	
		$V_{CC} = 5.0 \text{ V}$		2.9	3.8	V	1	1	
$V_{OL}$	Output Voltage LOW	$V_{CC} = 15 \text{ V}$	$I_{OL} = 10 \text{ mA}$		0.15	V	1	1,3	
					0.25	V	1	2	
			$I_{OL} = 50 \text{ mA}$		0.5	V	1	1,3	
					0.7	V	1	2	
			$I_{OL} = 100 \text{ mA}$		2.2	V	1	1	
					2.8	V	1	2,3	
			$I_{OL} = 200 \text{ mA}$		3.5	V	1	1	
		$V_{CC} = 5.0 \text{ V}$	$I_{OL} = 8.0 \text{ mA}$		0.25	V	1	1	
					0.35	V	1	2,3	
$V_{OH}$	Output Voltage HIGH	$V_{CC} = 15 \text{ V}$	$I_{OH} = -200 \text{ mA}$	11		V	1	1	
			$I_{OH} = -100 \text{ mA}$	13		V	1	1,2,3	
		$V_{CC} = 5.0 \text{ V}$	$I_{OH} = -100 \text{ mA}$	3.0		V	1	1,2	
				2.0		V	1	3	
$I_{CEX}$	Discharge Leakage Current	$V_{CC} = 15 \text{ V}, V_D = 15 \text{ V}$			95	nA	1	1,3	
					5.0	$\mu\text{A}$	1	2	
$V_{SAT}$	Discharge Saturation Voltage	$V_{CC} = 5.0 \text{ V}, I_{OL} = 5.0 \text{ mA}$			0.25	V	1	1,3	
					0.4	V	1	2	
$t_{PLH}$	Propagation Delay to High Level (Monostable)	$R_T = 1.0 \text{ k}\Omega, C_T = 0.1 \text{ }\mu\text{F}$			900	ns	3	10	
					800	ns	3	9, 11	
$t_{TLH}$	Transition Time to High Level (Monostable)	$R_T = 1.0 \text{ k}\Omega, C_T = 0.1 \text{ }\mu\text{F}$			300	ns	3	9, 10, 11	
$t_{THL}$	Transition Time to Low Level (Monostable)				300	ns	3	9, 10, 11	
$t_D(OH)$	Time Delay High (Monostable)	$R_T = 1.0 \text{ k}\Omega, C_T = 0.1 \text{ }\mu\text{F}$		106.7	113.3	$\mu\text{s}$	3	9, 10, 11	
		$R_T = 100 \text{ k}\Omega, C_T = 0.1 \text{ }\mu\text{F}$		10.67	11.33	ms	3	9, 10, 11	
$\Delta t_D(OH)/\Delta V_{CC}$	Drift in Time Delay vs. Change in Supply Voltage (Monostable)	$\Delta V_{CC} = 12 \text{ V}, R_T = 1.0 \text{ k}\Omega, C_T = 0.1 \text{ }\mu\text{F}$		-220	220	ns/V	4	9	

# $\mu$ A555QB


$\mu$ A555QB (Cont.)

**Electrical Characteristics**  $4.5 \text{ V} \leq V_{CC} \leq 16.5 \text{ V}$ , unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
$t_{PHL}$	Propagation Delay Time (Threshold to Output) (Monostable)	$R_T = 1.0 \text{ k}\Omega$ , $C_T = 0.1 \mu\text{F}$			12	$\mu\text{s}$	3	9, 10, 11
$\Delta t_{PH(OH)}/\Delta T$	Temperature Coefficient of Time Delay (Monostable)	$V_{CC} = 16.5 \text{ V}$	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	-11	11	$\text{ns}/^\circ\text{C}$	3	10
			$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$	-11	11	$\text{ns}/^\circ\text{C}$	3	11
$t_{CH}$	Capacitor Charge Time (Astable)	$C_T = 0.1 \mu\text{F}$	$R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$	120	156	$\mu\text{s}$	3	9, 10, 11
			$R_{TA} = R_{TB} = 100 \text{ k}\Omega$	11.3	15	ms	3	9, 10, 11
$t_{DIS}$	Capacitor Discharge Time (Astable)	$C_T = 0.1 \mu\text{F}$	$R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$	57.5	80	$\mu\text{s}$	3	9, 10, 11
			$R_{TA} = R_{TB} = 100 \text{ k}\Omega$	5.4	7.7	ms	3	9, 10, 11
$\Delta t_{CH}/\Delta V_{CC}$	Drift in Capacitor Charge Time vs Change in Supply Voltage (Astable)	$\Delta V_{CC} = 12 \text{ V}$ , $R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$ , $C_T = 0.1 \mu\text{F}$		-820	820	$\text{ns}/\text{V}$	4	9
$t_{CH}/\Delta T$	Temperature Coefficient of Capacitor Charge Time	$V_{CC} = 16.5 \text{ V}$ $R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$ , $C_T = 0.1 \mu\text{F}$	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	-68	68	$\text{ns}/^\circ\text{C}$	3	10
			$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$	-68	68	$\text{ns}/^\circ\text{C}$	3	11
$t_{res}$	Reset Time	$V_{CC} = 16.5 \text{ V}$ , $R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$ , $C_T = 0.1 \mu\text{F}$			2.0	$\mu\text{s}$	3	10
					1.5	$\mu\text{s}$	3	9, 11

## Primary Burn-In Circuit

(38510/10901 may be used by FSC as an alternate)



## Block Diagram




# $\mu$ A733QB

## Differential Video Amplifier


Aerospace and Defense Data Sheet  
Linear Products**Description**

The  $\mu$ A733QB is a monolithic two-stage differential input, differential output video amplifier constructed using the Fairchild Planar Epitaxial process. Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.<sup>6</sup>

- Wide Bandwidth
- High Input Resistance
- Selectable Gains Of 10, 100, And 400
- No Frequency Compensation Required


**Connection Diagram**14-Lead Flatpak  
(Top View)

CD02270F

**Connection Diagram**10-Lead Can  
(Top View)

CD01250F

Lead 5 connected to case.

**Connection Diagram**14-Lead DIP  
(Top View)

CD01240F

**Order Information**

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
$\mu$ A733DMQB	CA	D-1 14-Lead DIP
$\mu$ A733HMQB	IC	A-2 10-Lead Can
$\mu$ A733FMQB	AA	F-1 14-Lead Flatpak

# **$\mu$ A733QB**

## **Absolute Maximum Ratings**

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation <sup>9</sup>	
Can and Flatpak	330 mW
DIP	400 W
Supply Voltage	±8 V
Differential Input Voltage	±5 V
Input Voltage	±6 V
Output Current	10 mA

**Processing:** MIL-STD-883, Method 5004

**Burn-in:** Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

**Quality Conformance Inspection:** MIL-STD-883, Method 5005

## **Group A Electrical Tests Subgroups:**

1. Static tests at 25°C
2. Static tests at 125°C
3. Static tests at -55°C
4. Dynamic tests at 25°C
5. Dynamic tests at 125°C
6. Dynamic tests at -55°C
9. AC tests at 25°C

## **Group C and D Endpoints: Group A, Subgroup 1**


### **Notes**

1. 100% Test and Group A
2. Group A
3. Periodic tests, Group C
4. Guaranteed but not tested
5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
7. VIR is guaranteed by the CMR test.
8. Gain Select leads G1A and G1B are connected together for Gain 1, Gain Select leads G2A and G2B are connected together for Gain 2, and all Gain Select leads are left open for Gain 3.
9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can, 150°C/W for the Flatpak, 120°C/W for the DIP.


**Electrical Characteristics**  $V_{CC} = \pm 6.0$  V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
$I_{IO}$	Input Offset Current			3.0	$\mu$ A	1	1
				5.0	$\mu$ A	1	2,3
$I_{IB}$	Input Bias Current			20	$\mu$ A	1	1
				40	$\mu$ A	1	2,3
$Z_I$	Input Impedance	Gain 2	20		k $\Omega$	1	1
			8.0		k $\Omega$	1	2,3
$I_{CC}$	Supply Current			24	mA	1	1
				27	mA	1	2,3
CMR	Common Mode Rejection	$V_{CM} = \pm 1.0$ V, Gain 2	60		dB	1	1
			50		dB	1	2,3
$V_{IR}$	Input Voltage Range <sup>7</sup>		$\pm 1.0$		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$5.5$ V $\leq V_+ \leq 6.5$ V, $V_- = -6.0$ V, Gain 2	50		dB	1	1,2,3
$V_{OS}$	Output Offset Voltage	Gain 1		1.5	V	1	1,2,3
		Gain 2, 3		1.0	V	1	1
				1.2	V	1	2,3
$V_{CMO}$	Output Common Mode Voltage		2.4	3.4	V	1	1
$I_{O-}$	Output Sink Current		2.5		mA	1	1
			2.2		mA	1	2,3
A	Differential Voltage Gain <sup>8</sup>	Gain 1	300	500	V/V	1	4
			200	600	V/V	1	5,6
		Gain 2	90	110	V/V	1	4
			80	120	V/V	1	5,6
		Gain 3	9.0	11	V/V	1	4
			8.0	12	V/V	1	5,6
$V_{OP}$	Output Voltage Swing		3.0		$V_{p-p}$	1	4
			2.5		$V_{p-p}$	1	5,6
$t_R$	Risetime	$R_S = 50$ $\Omega$ , $V_O = 1$ $V_{p-p}$ , Gain 2		10	ns	2	9
$t_{PD}$	Propagation Delay	$R_S = 50$ $\Omega$ , $V_O = 1$ $V_{p-p}$ , Gain 2		10	ns	2	9

**Primary Burn-In Circuit**



**Equivalent Circuit**



Alpha Numeric Index, Industry Cross  
Reference, Ordering Information

1

Thermal Considerations

2

Testing, Quality and Reliability

3

CLASIC™

4

Disk Drives

5

Voltage Regulators

6

Operational Amplifiers

7

Comparators

8

Interface

9

Data Acquisition

10

Special Functions

11

Aerospace and Defense

12

Hi-Rel Voltage Regulators

13

Hi-Rel Operational Amplifiers

14

Hi-Rel Comparators

15

Hi-Rel Interface

16

Hi-Rel Data Acquisition

17

Hi-Rel Special Functions


18

Package Outlines

19

Sales Offices and Distributors


20





# Package Outlines

## 3 Lead Molded Package In Accordance with JEDEC TO-92

**EI****Notes**

Leads are solder dipped copper alloy.


Lead No. 2 connected to die pad.

Package material is plastic.

Package weight is 0.19 gram.

Dimensions  $\frac{.055}{.045} \left( \begin{array}{l} 1.40 \\ 1.14 \end{array} \right)$  and  $\frac{.105}{.095} \left( \begin{array}{l} 2.67 \\ 2.41 \end{array} \right)$  are measured at the body of package.

## 3 Lead Metal Package In Accordance with JEDEC TO-39

**FC****Notes**

Leads are gold plated kovar.

Leads 1 and 2 are electrically isolated with glass.

Lead No. 3 connected to case.


Eyelet is gold plated kovar.

Can is Grade A nickel.

Package weight is 1.23 grams.

## **Package Outlines**

**18 Lead Ceramic DIP  
Side Brazed Package**



FD

## Notes


Leads are nickel and gold plated alloy 42 or kovar.  
Package material is alumina.

Combo-lid is gold plated kovar or alloy 42.

Leads are intended for insertion in hole rows on .300 (7.62) centers.


Board drilling dimensions should equal your practice for .020 (0.51) diameter leads.

Package weight is 1.5 grams.



PD00031F

20 Lead Ceramic DIP



FL

## Notes

Leads are tin-plated alloy 42.

Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive" misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.


Hermetically sealed alumina package.

\*The .035-.045 (0.89-1.14) dimension

the corner leads.

## Package Outlines


### 28 Lead Ceramic DIP



#### FM


##### Notes

Leads are tin-plated alloy 42.  
Leads are intended for insertion in hole rows on .600 (15, 24) centers.  
They are purposely configured with "positive" misalignment to facilitate insertion.  
Board drilling dimensions should equal your practice for .020 (0, .51) diameter lead.  
Hermetically sealed alumina package.  
Package weight is 8.32 grams.



PD00050F

### 24 Lead Cerpak



#### FN


##### Notes

Leads are tin-plated alloy 42.  
Increase maximum limits by .003 (.008) if leads are solder dipped.  
Package weight is 0.68 grams.

PD00060F

# Package Outlines

## 24 Lead Flatpak



## FR


### Notes

Leads are gold plated alloy 42.

If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0.08).

Package weight is 0.53 grams.

## 32 Lead Flatpak



## FS

### Notes


Leads are gold plated alloy 42.

If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0.08).

Package weight is 1.97 grams.

## Package Outlines

### 2 Lead Metal TO-3 with Moly-Pad




### FT

#### Notes

Base is nickel plated steel.  
Can is nickel plated steel.  
Leads are solder dipped over nickel plated alloy 52.  
Leads 1 and 2 electrically isolated from case with glass.  
Case is third electrical connection.  
Package weight is 12.3 grams.

### 3 Lead Molded Package In Accordance with JEDEC TO-220




### GH

#### Notes

Leads are solder dipped over nickel plated copper alloy.  
Lead No. 2 is electrical contact with the mounting tab.  
Mounting tab is nickel plated copper alloy.  
Package material is plastic.  
Package weight is 2.0 grams.

## Package Outlines

**2 Lead Metal Package  
In Accordance with JEDEC TO-3**



HJ

## Notes

Base is nickel plated steel.


Can is nickel plated steel.

Leads are solder dipped over nickel plated alloy 52.

Leads 1 and 2 electrically isolated

Case is third electrical connect

8 Lead Plastic SOIC



KC

Notes

All tolerances are  $\pm .002$  (0.05) unless noted.


Leads are solder plated (90Sn/10Pb)

Package material is plastic.

All dimensions in inches (**bold**) and millimeters (parentheses)


## Package Outlines

### 14 Lead Plastic SOIC



PD00130F

### 28 Lead PLCC



PD00141F


### KH

**Notes**

All tolerances are  $\pm .003$  unless otherwise noted.  
The leads are solder dipped or solder plated copper alloy.  
Package material is plastic.

# Package Outlines

## 44 Lead PLCC




PD00150F

## KI

**Notes**

All tolerances are  $\pm .003$  unless otherwise noted.  
The leads are solder dipped or solder plated copper alloy.  
Package material is plastic.

## 10 Lead Cerpak



PD00160F

## 3F


**Notes**

Leads are tin-plated/gold plated alloy 42.  
If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0.08).  
Package weight is 0.26 grams.


All dimensions in inches (**bold**) and millimeters (parentheses)

## Package Outlines

40 Lead Ceramic DIP



**8 Lead Metal Package  
In Accordance with JEDEC TO-99**




5W

## Notes

Leads are tin-plated over nickel plated kovar.  
Seven leads thru, lead No. 4 connected to case.  
Eyelet is nickel plated kovar, glass filled with ceramic  
standoff, tin plated outside metal surface.  
Can is Grade A nickel, tin plated outside surface.  
Package weight is 1.22 grams.

## Package Outlines

### 10 Lead Metal Package In Accordance with JEDEC TO-100



### 5X

#### Notes


Leads are tin plated over nickel plated Kovar.  
Nine leads thru, lead 5 is connected to case.  
Eyelet is nickel plated Kovar, glass filled with ceramic  
standoff, tin plated outside metal surface.  
Can is Grade A nickel, tin plated outside surface.  
Package weight is 1.32 grams.

### 5Y

#### Notes

Leads are tin plated over nickel plated Kovar.  
Ten leads thru.  
Eyelet is nickel plated Kovar, glass filled with ceramic  
standoff, tin plated outside metal surface.  
Can is Grade A nickel, tin plated outside surface.  
Package weight is 1.32 grams.

### 14 Lead Ceramic DIP




### 6A

#### Notes

Leads are tin-plated alloy 42 or equivalent.  
Leads are intended for insertion in hole rows on .300  
(7.62) centers.  
They are purposely configured with "positive"  
misalignment to facilitate insertion.  
Board-drilling dimensions should equal your practice for  
.020 (.051) diameter lead.  
Hermetically sealed alumina package.  
\*Increase maximum limit by .003 (.08) if leads are  
solder dipped.  
Package weight is 2.0 grams.  
\*\*Maximum does not apply for Std Rel.

## Package Outlines


### 16 Lead Ceramic DIP



### 6B


#### Notes

Leads are tin-plated alloy 42.  
Leads are intended for insertion in hole rows on .300 (7.62) centers.  
They are purposely configured with "positive" misalignment to facilitate insertion.  
Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.  
Hermetically sealed alumina package.  
Increase maximum limit by .003 (0.08) if leads are solder dipped.  
\*The .035-.045 (0.89-1.14) dimension does not apply to the corner leads.  
Package weight is 2.0 grams.  
\*\*Maximum does not apply for Std Rel.



PD00191F


### 8 Lead Ceramic DIP



### 6T

#### Notes

Leads are tin plated alloy 42.  
Leads are intended for insertion in hole rows on .300 (7.62) centers.  
They are purposely configured with a "positive" misalignment to facilitate insertion.  
Hermetically sealed alumina package.  
Package weight is 1.0 gram.




PD00200F

All dimensions in inches (bold) and millimeters (parentheses)

# Package Outlines

## 16 Lead Ceramic DIP



### 7B


#### Notes

Leads are tin-plated alloy 42.  
Leads are intended for insertion in hole rows in .300 (7.62) centers.

They are purposely configured with "positive" misalignment to facilitate insertion.  
Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.


Hermetically sealed alumina package.

\*The .035-.045 (.89-1.14) dimension does not apply to the corner leads.  
Package weight is 2.2 grams.



PD00210F

## 24 Lead Ceramic DIP



### 7L

#### Notes

Leads are tin-plated alloy 42.  
Leads are intended for insertion in hole rows on .600 (15.24) centers.


They are purposely configured with "positive" misalignment to facilitate insertion.  
Board drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Hermetically sealed alumina package.  
Base cavity metallization is gold.  
Package weight is 7.1 grams.


PD00220F

## Package Outlines

### 24 Lead Ceramic DIP Side Braze




### 4 Lead Molded Single Wing



### 7R

#### Notes

Leads are nickel-gold plated kovar or alloy 42 or equivalent.  
Combo lid is gold plated kovar or alloy 42 or equivalent.  
Base is alumina.  
Board drilling dimensions should equal your practice, for .020 (0.51) diameter lead.  
Leads are intended for insertion in hole rows on .600 (15.24) centers.  
Package weight is 3.8 grams.  
\*ID #0 indicates all leads are electrically floating from base, and the ID placement indicates lead #1.






### 8Z

#### Notes

Leads are solder dipped over nickel plated copper alloy.  
Mounting tab is electrically insulated from leads.  
Mounting tab is nickel plated copper alloy.  
Board-drilling dimensions should equal your practice for .033 (0.84) diameter leads.  
This package is intended to be mounted with the tab flush with the top of the p.c. board or heat sink. A No. 4 screw may be used to secure the package. Thermal compound is recommended.  
Package material is plastic.  
Package weight is 1.2 grams.




## Package Outlines

### 14 Lead Molded Plastic DIP



PD00250F

### 16 Lead Molded Plastic DIP



### 9A

#### Notes

Leads are solder dipped copper alloy.  
Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive" misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Package material is plastic.

Package weight is 0.9 grams.

### 9B

#### Notes

Leads are solder dipped copper alloy.  
Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive" misalignment to facilitate insertion.


Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Package material is plastic.

Package weight is 1.0 gram.

## Package Outlines

### 8 Lead Molded Plastic DIP




### 9T

#### Notes

Leads are solder dipped copper alloy.  
Leads are intended for insertion in hole rows on .300 (7.62) centers.  
They are purposely configured with "positive" misalignment to facilitate insertion.  
Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.  
Package material is plastic.  
Package weight is 0.6 gram.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20





# Fairchild Field Sales Offices United States and Canada

**UNITED STATES****Alabama**

Huntsville Office  
555 Sparkman Drive, Suite 1030  
Huntsville, Alabama 35805  
Tel: 205-837-8960

**Arizona**

Phoenix Office  
9201 North 25th Avenue, Suite 215  
Phoenix, Arizona 85021  
Tel: 602-943-2100 TWX: 910-951-1544

**California**

Auburn Office  
320 Aeolia Drive  
Auburn, California 95603  
Tel: 916-823-6664

**◆ Costa Mesa Office**

3505 Cadillac Avenue, Suite 0-103-104  
Costa Mesa, California 92626  
Tel: 714-241-5900 TWX: 910-595-1109

**◆ Cupertino Office**

10400 Ridgeview Court  
Cupertino, California 95014  
Tel: 408-864-6200

**Encino Office**

15760 Ventura Boulevard, Suite 1027  
Encino, California 91436  
Tel: 818-990-9800 TWX: 910-495-1776

**San Diego Office**

4355 Ruffin Road, Suite 100  
San Diego, California 92123  
Tel: 619-560-1332

**Colorado**

Colorado Springs Office  
102 S. Tejon, Suite 1100  
Colorado Springs, Colorado 80903  
Tel: 303-578-3319 TWX: 303-578-8869

**Denver Office**

10200 E. Girard Avenue, Suite 222, Bldg. B  
Denver, Colorado 80231  
Tel: 303-695-4927

**Connecticut**

Woodbridge Office  
131 Bradley Road  
Woodbridge, Connecticut 06525  
Tel: 203-397-5001

**Florida**

Fort Lauderdale Office  
450 Fairway Drive, Suite 107  
Deerfield Beach, Florida 33441  
Tel: 305-421-3000 TWX: 510-955-4098

**◆ Orlando Office**

399 Whooping Loop  
Altamonte Springs, Florida 32701  
Tel: 305-834-7000 TWX: 810-850-0152

**Georgia**

Atlanta Office  
3080 Northwoods Circle, Suite 130  
Norcross, Georgia 30071  
Tel: 404-441-2740

**Illinois**

Chicago Office  
500 Park Boulevard, Suite 575  
Itasca, Illinois 60143  
Tel: 312-773-3133 TWX: 910-651-0120

**Indiana**

Indianapolis Office  
7202 North Shadeland, Room 205  
Indianapolis, Indiana 46250  
Tel: 317-849-5412 TWX: 810-260-1793

**Iowa**

Cedar Rapids Office  
373 Collins Road N.E., Suite 200  
Cedar Rapids, Iowa 52402  
Tel: 319-395-0090

**Kansas**

Kansas City Office  
8600 W. 110th Street, Suite 209  
Overland Park, Kansas 66210  
Tel: 913-451-8374

**Maryland**

Columbia Office  
10270 Old Columbia Road, Suite A  
Columbia, Maryland 21046  
Tel: 301-381-2500

**Massachusetts**

◆ Boston Office  
1432 Main Street  
Waltham, Massachusetts 02154  
Tel: 617-890-4000

**Michigan**

Detroit Office  
21999 Farmington Road  
Farmington Hills, Michigan 48024  
Tel: 313-478-7400 TWX: 810-242-2973

**Minnesota**

◆ Minneapolis Office  
3600 W. 80th Street, Suite 590  
Bloomington, Minnesota 55431  
Tel: 612-835-3322 TWX: 910-576-2944

**New Jersey**

Totowa Office  
783 N. Riverview Drive  
Totowa, New Jersey 07512  
Tel: 201-256-9006

**New Mexico**

Albuquerque Office  
North Building  
2900 Louisiana N.E., Suite D  
Albuquerque, New Mexico 87110  
Tel: 505-884-5601 TWX: 910-379-6435

**New York**

Endicott Office  
421 East Main Street  
Endicott, New York 13760  
Tel: 607-757-0200

**Airport Office**

815 Ayrault Road  
Fairport, New York 14450  
Tel: 716-223-7700

**Hauppauge Office**

300 Wheeler Road  
Hauppauge, New York 11788  
Tel: 516-348-0900 TWX: 510-221-2183

**Poughkeepsie Office**

19 Davis Avenue  
Poughkeepsie, New York 12603  
Tel: 914-473-5730 TWX: 510-248-0030

**North Carolina**

Raleigh Office  
5970 C Six Forks Road  
Raleigh, North Carolina 27609  
Tel: 919-848-2420

**Ohio**

Cleveland Office  
6133 Rockside Road, Suite 407  
Cleveland, Ohio 44131  
Tel: 216-447-9700

**Dayton Office**

7250 Poe Avenue, Suite 260  
Dayton, Ohio 45414  
Tel: 513-890-5813

**Oregon**

Portland Office  
6600 S.W. 92nd Avenue, Suite 27  
Portland, Oregon 97223  
Tel: 503-244-6020 TWX: 910-467-7842

**Pennsylvania**

Willow Grove Office  
Willow Wood Office Center  
3901 Commerce Avenue, Suite 110  
Willow Grove, Pennsylvania 19090  
Tel: 215-657-2711

**Texas**

Austin Office  
8240 Mopac Expressway, Suite 270  
Austin, Texas 78759  
Tel: 512-346-3990

---

## Fairchild Field Sales Offices United States and Canada

---

♦ Dallas Office

1702 North Collins Street, Suite 101  
Richardson, Texas 75080  
Tel: 214-234-3811 TWX: 910-867-4824

Houston Office

9896 Bissonet-2, Suite 470  
Houston, Texas 77036  
Tel: 713-771-3547 TWX: 910-881-8278

Utah

Salt Lake City Office  
5282 South 320 West, Suite D120  
Murray, Utah 84107  
Tel: 801-266-0773

Washington

Bellevue Office  
11911 N.E. First Street, Suite 310  
Bellevue, Washington 98005  
Tel: 206-455-3190

**CANADA**

Montreal Office

3675 Sources Boulevard, Suite 109  
Dollard Des Ormeaux  
Quebec H9B 2K4  
Tel: 514-683-0883

Ottawa Office

148 Colonnade Road South, Unit 13  
Nepean, Ontario K2E 7J5  
Tel: 613-226-8270 TWX: 610-562-1953

Toronto Regional Office

2375 Steeles Avenue West, Suite 203  
Downsview, Ontario M3J 3A8  
Tel: 416-665-5903 TWX: 610-491-1283

# Fairchild Sales Offices International

**SOUTH AMERICAN SALES OFFICE****Brazil**

Sao Paulo Office  
Rua Guarapes, 1855-5 Andar  
04561 Sao Paulo, SP - Brazil  
Tel: 11-240-4269  
Telex: 01123831

**ASIAN SALES OFFICES****Hong Kong**

Kowloon Office  
12th Floor, Austin Tower  
22-26A, Austin Avenue  
Tsimshatsui, Kowloon  
Tel: (852) (3) 723-8321  
Telex: HX 51292 FSPL

**India**

Bombay Office  
516 Raheja Chambers  
213 Backbay Reclamation  
Nariman Point  
Bombay 400 021  
Tel: 231040/224165/230704  
Telex: 11 5291 SIPL IN

**Japan**

Osaka Office  
Yotsubashi Chuo Bldg.  
4-26, Shin Machi 1-chome  
Nishi-Ku, Osaka 550  
Tel: 6-541-6138  
Fax: 6-531-0684

Tokyo Office  
Pola Shibuya Bldg. 8F  
15-21, Shibuya 1-chome  
Shibuya-Ku, Tokyo 150  
Tel: 3-400-8001  
Telex: 2424173 TFCTYO J  
Fax: 3-486-0552

**Korea**

Seoul Office  
10th Floor, Life Building  
61 Yuido-Dong, Youngdongpu-Ku  
Seoul 150  
Tel: (82) (2) 784-1618/1619  
Telex: K28968 FELKOR

**Republic of Singapore**

Singapore Office  
75/77 Bukit Timah Road 03-01/02  
Boon Siew Building  
Singapore 0922  
Tel: (65) 337-0511  
Telex: RS 42181 FSPSIN

**Taiwan**

Taipei Office  
Hsietsu Building, Room 502, 5th Floor  
47 Chung Shan N. Road, Sec. 3  
Taipei  
Tel: (886) (2) 597-3205/8  
Telex: 26274 SEMICON

**AUSTRALIAN SALES OFFICE****Victoria**

Melbourne Office  
Suite 1, 1st Floor  
366 Whitehorse Road  
Nunawading 3131  
Melbourne, Victoria  
Tel: (61) (03) 877-5444  
Telex: FAMELB AA36496

**EUROPEAN SALES OFFICES****Austria**

Vienna Office  
Assmayergasse 60  
A-1120 Wien  
Tel: (0222) 85.86.82  
Telex: 115096

**Benelux**

Eindhoven Office  
Ruydsdaelbaan 35  
NL-5613 DX-Eindhoven  
Tel: (040) 44.69.09  
Telex: 51024

**France**

Paris Office  
12 Place des Etats-Unis  
B.P. 655  
92542 Montrouge Cedex  
Tel: (1) 47.46.61.61  
Telex: 200614

**Germany**

Frankfurt Office  
Flughafen Francht, Geb. 458  
D-6000 Frankfurt/M.75  
Tel: (069) 690.56.13  
Telex: 411829

**Hannover Office**

Oeltzenstr. 14  
D-3000 Hannover  
Tel: (0511) 178.44  
Telex: 922922

Leonberg Office  
Poststrasse 37  
D-7250 Leonberg  
Tel: (07152) 410.26  
Telex: 7245711

Munich Office  
Zweigniederlassung Neufahrn  
Hanns-Braun-Strasse 50  
D-8056 Neufahrn  
West Germany  
Tel: (08165) 6180  
Telex: 526770

Italy  
Milan Office  
Viale Corsica 7  
20133 Milano  
Tel: (02) 749.12.71  
Telex: 330522

Rome Office  
Via Francesco Saverio Nitti 11  
00191 Roma  
Tel: (06) 328.75.48 - 328.27.17  
Telex: 612046

Scandinavia  
Stockholm Office  
Bergsunds Strand 39  
S-117 38 Stockholm, Sweden  
Tel: (08) 84.01.70  
Telex: 17759

Switzerland  
Zurich Office  
Baumackerstr. 46  
CH-8050 Zurich  
Tel: (01) 311.42.30  
Telex: 823285

United Kingdom  
London Office  
230 High Street  
Potters Bar, Herts  
England  
Tel: (0707) 511.11  
Telex: 262835

**FAIRCHILD**

A Schlumberger Company

# Fairchild Authorized Distributors

**NORTH AMERICAN DISTRIBUTORS****United States****Alabama**

Hamilton/Avnet Electronics  
4940 Research Dr. N.W.  
Huntsville, Alabama 35805  
Tel: (205) 837-7210  
TWX: (810) 726-2162

Schweber Electronics  
2227 Drake Avenue S.W.  
Huntsville, Alabama 35805  
Tel: (205) 882-2200

**Arizona**

Hamilton/Avnet Electronics  
505 South Madison Drive  
Tempe, Arizona 85281  
Tel: (602) 231-5100  
TWX: (910) 950-0077

Schweber Electronics  
11049 N. 23rd Drive  
Suite 100  
Phoenix, Arizona 85029  
Tel: (602) 997-4874  
TWX: (910) 950-1174

Wyle Distribution Group  
17855 N. Black Canyon Hwy.  
Phoenix, Arizona 85023  
Tel: (602) 866-2888  
TWX: (910) 951-4282

California  
Arrow Electronics  
19748 Dearborn Street  
Chatsworth, California 91311  
Tel: (818) 701-7500  
TWX: (910) 493-2086

Arrow Electronics  
1502 Crocker Avenue  
Hayward, California 94554  
Tel: (415) 487-4600  
TWX: (910) 350-6918

Arrow Electronics  
9511 Ridge Haven Court  
San Diego, California 92132  
Tel: (619) 565-4800  
TWX: (910) 335-1195

Arrow Electronics  
521 Weddell Avenue  
Sunnyvale, California 94086  
Tel: (408) 745-6600  
TWX: (910) 339-9371

Arrow Electronics  
2961 Dow Avenue  
Tustin, California 92680  
Tel: (714) 838-5422

Avnet Electronics  
350 McCormick Avenue  
Costa Mesa, California 92626  
Tel: (714) 754-6111 (Orange County)  
(213) 558-2345 (Los Angeles)  
TWX: (910) 595-1928

Hamilton Electro Sales  
1361 B West 190th St.  
Gardena, California 90248  
Tel: (213) 217-6700

Hamilton/Avnet Electronics  
9560 DeSoto Avenue  
Chatsworth, California 91311  
Tel: (818) 700-6500

Hamilton/Avnet Electronics  
3170 Pullman Avenue  
Costa Mesa, California 92626  
Tel: (714) 641-4100  
TWX: (910) 595-2638

Hamilton/Avnet Electronics  
3002 East "G" Street  
Ontario, California 91764  
Tel: (714) 989-4602

Hamilton/Avnet Electronics  
4102 North Gate Blvd.  
Sacramento, California 95834  
Tel: (916) 920-3150

Hamilton/Avnet Electronics  
4545 Viewridge Avenue  
San Diego, California 92123  
Tel: (619) 571-7510  
TWX: (910) 335-1216

Hamilton/Avnet Electronics  
1175 Bordeaux Drive  
Sunnyvale, California 94086  
Tel: (408) 743-3355  
TWX: (910) 339-932

Schweber Electronics  
21139 Victory Blvd.  
Canoga Park, California 91303  
Tel: (818) 999-4702

Schweber Electronic  
17822 Gillette Avenue  
Irvine, California 92714  
Tel: (714) 863-0200

Schweber Electronics  
90 East Tasman Drive  
San Jose, California 95134  
Tel: (408) 946-7171  
TWX: (910) 338-2043

Sertech Laboratories  
3170 Pullman St.  
Costa Mesa, California 92626  
Tel: (714) 754-0666

Wyle Distribution Group  
26677 W. Agoura Road  
Calabasas, California 91302  
Tel: (818) 880-9000

Wyle Distribution Group  
124 Maryland Street  
El Segundo, California 90245  
Tel: (213) 322-8100  
TWX: (910) 348-7140

Wyle Distribution Group  
17872 Cowan Avenue  
Irvine, California 92714  
Tel: (714) 863-9953  
TWX: (910) 595-1572

Wyle Distribution Group  
Military Product Division  
18910 Teller Avenue  
Irvine, California 92715  
Tel: (714) 851-9953

Wyle Distribution Group  
11151 Sun Center Drive  
Rancho Cordova, California 95670  
Tel: (916) 638-5282

Wyle Distribution Group  
9625 Chesapeake Dr.  
San Diego, California 92123  
Tel: (619) 565-9171  
TWX: (910) 335-1590

Wyle Distribution Group  
3000 Bowers Avenue  
Santa Clara, California 95051  
Tel: (408) 727-2500  
TWX: (910) 338-0541

Zeus Components  
1130 Hawk Circle  
Anaheim, California 92807  
Tel: (714) 632-6880

Zeus Components  
1580 Old Oakland Road  
Suite C205  
San Jose, California 95131  
Tel: (408) 998-5121

Colorado  
Arrow Electronics  
1390 S. Potomac Street  
Suite 136  
Aurora, Colorado 80012  
Tel: (303) 696-1111  
TWX: (910) 331-0552

Hamilton/Avnet Electronics  
8765 E. Orchard Road  
Suite 708  
Englewood, Colorado 80111  
Tel: (303) 740-1000  
TWX: (910) 936-0787

## Fairchild Authorized Distributors

Wyle Distribution Group  
451 East 12th Street  
Thornton, Colorado 80241  
Tel: (303) 457-9953  
TWX: (910) 936-0770

**Connecticut**  
Arrow Electronics  
12 Beaumont Road  
Wallingford, Connecticut 06492  
Tel: (203) 265-7741  
TWX: (710) 476-0162

Hamilton/Avnet Electronics  
Commerce Drive, Commerce Park  
Danbury, Connecticut 06810  
Tel: (203) 797-2800  
TWX: (710) 546-9974

Schweber Electronics  
Finance Drive  
Commerce Industrial Park  
Danbury, Connecticut 06810  
Tel: (203) 792-3500  
TWX: (710) 456-9405

**Florida**  
Arrow Electronics  
350 Fairway Drive  
Deerfield Beach, Florida 33441  
Tel: (305) 429-8200  
TWX: (510) 955-9456

Arrow Electronics  
1530 Bottlebrush Drive N.E.  
Palm Bay, Florida 32905  
Tel: (305) 725-1480  
TWX: (510) 959-6337

Chip Supply  
7725 N. Orange Blossom Trail  
Orlando, Florida 32810  
Tel: (305) 298-7100  
TWX: (810) 850-0103

Hamilton/Avnet Electronics  
6801 N.W. 15th Way  
Ft. Lauderdale, Florida 33309  
Tel: (305) 971-2900  
TWX: (510) 956-3097

Hamilton/Avnet Electronics  
3197 Tech Drive, North  
St. Petersburg, Florida 33702  
Tel: (813) 576-3930  
TWX: (810) 863-0374

Hamilton/Avnet Electronics  
6947 University Blvd.  
Winter Park, Florida 32792  
Tel: (305) 628-3888  
TWX: (810) 853-0322

Schweber Electronics  
215 North Lake Blvd.  
Altamonte Springs, Florida 32701  
Tel: (305) 331-7555

Schweber Electronics  
2830 North 28th Terrace  
Hollywood, Florida 33020  
Tel: (305) 927-0511  
TWX: (510) 954-0304

Zeus Components  
1750 W. Broadway  
Oviedo, Florida 32765  
Tel: (305) 365-3000

**Georgia**  
Arrow Electronics  
3155 Northwoods Pkwy.  
Suite A  
Norcross, Georgia 30071  
Tel: (404) 449-8252  
TWX: (810) 766-0439

Hamilton/Avnet Electronics  
5825-D Peachtree Corners East  
Norcross, Georgia 30092  
Tel: (404) 447-7500  
TWX: (810) 766-0432

Schweber Electronics  
2979 Pacific Drive  
Suite E  
Norcross, Georgia 30092  
Tel: (404) 449-9170

**Illinois**  
Arrow Electronics  
2000 Algonquin Road  
Schaumburg, Illinois 60195  
Tel: (312) 397-3440  
TWX: (910) 291-3544

Hamilton/Avnet Electronics  
1130 Thorndale Avenue  
Bensenville, Illinois 60106  
Tel: (312) 860-7780  
TWX: (910) 227-0060

Schweber Electronics  
904 Cambridge Avenue  
Elk Grove Village, Illinois 60007  
Tel: (312) 364-3750  
TWX: (910) 222-3453

**Indiana**  
Arrow Electronics  
2495 Directors Row  
Suite H  
Indianapolis, Indiana 46241  
Tel: (317) 243-9353  
TWX: (810) 341-3119

Hamilton/Avnet Electronics  
485 Grable Drive  
Carmel, Indiana 46032  
Tel: (317) 844-9333  
TWX: (810) 260-3966

**Iowa**  
Arrow Electronics  
1930 St. Andrews N.E.  
Cedar Rapids, Iowa 52404  
Tel: (319) 395-7230

Schweber Electronics  
5270 N. Park Place N.E.  
Cedar Rapids, Iowa 52402  
Tel: (319) 373-1417

**Kansas**  
Hamilton/Avnet Electronics  
9219 Quivira Road  
Overland Park, Kansas 66215  
Tel: (913) 888-8900  
TWX: (910) 743-0005

Schweber Electronics  
10300 W. 103rd Street  
Suite 103  
Overland Park, Kansas 66214  
Tel: (913) 492-2921

**Kentucky**  
Hamilton/Avnet Electronics  
1051-D Newton Pike  
Lexington, Kentucky 40511  
Tel: (609) 259-1475

**Maryland**  
Arrow Electronics  
8300 Guilford Road  
Suite H, Rivers Center  
Columbia, Maryland 21046  
Tel: (301) 995-0003  
TWX: (710) 236-9005

Hamilton/Avnet Electronics  
6822 Oak Hall Lane  
Columbia, Maryland 21045  
Tel: (301) 995-3500  
TWX: (710) 862-1861

Schweber Electronics  
9330 Gaither Road  
Gaithersburg, Maryland 20877  
Tel: (301) 840-5900  
TWX: (710) 828-9749

**Massachusetts**  
Arrow Electronics  
One Arrow Drive  
Woburn, Massachusetts 01801  
Tel: (617) 933-8130  
TWX: (710) 392-6770

Gerber Electronics  
128 Carnegie Row  
Norwood, Massachusetts 02062  
Tel: (617) 329-2400  
TWX: (710) 336-1987

## Fairchild Authorized Distributors

Hamilton/Avnet Electronics  
10-B Centennial Drive  
Peabody, Massachusetts 01960  
Tel: (617) 745-2450  
TWX: (710) 393-0382

Schweber Electronics  
25 Wiggins Avenue  
Bedford, Massachusetts 01730  
Tel: (617) 275-5100  
TWX: (710) 326-0268

Sertech Laboratories  
10-B Centennial Drive  
Peabody, Massachusetts 01960  
Tel: (617) 531-8673  
TWX: (710) 347-0223

Zeus Components  
429 Marrett Road  
Lexington, Massachusetts 02173  
Tel: (617) 863-8800

**Michigan**  
Arrow Electronics  
755 Phoenix Drive  
Ann Arbor, Michigan 48104  
Tel: (313) 971-8220  
TWX: (810) 223-6020

Arrow Electronics  
3510 Roger B. Chafee, S.E.  
Grand Rapids, Michigan 49508  
Tel: (616) 243-0912

Hamilton/Avnet Electronics  
2215 29th Street S.E.  
Space A5  
Grand Rapids, Michigan 49508  
Tel: (616) 243-8805  
TWX: (810) 273-6921

Hamilton/Avnet Electronics  
32487 Schoolcraft  
Livonia, Michigan 48150  
Tel: (313) 522-4700  
TWX: (810) 242-8775

Schweber Electronics  
12060 Hubbard Avenue  
Livonia, Michigan 48150  
Tel: (313) 525-8100  
TWX: (810) 242-2983

**Minnesota**  
Arrow Electronics  
5230 West 73rd Street  
Edina, Minnesota 55435  
Tel: (612) 830-1800  
TWX: (910) 576-3125

Hamilton/Avnet Electronics  
10300 Bren Road East  
Minnetonka, Minnesota 55343  
Tel: (612) 932-0600  
TWX: (910) 576-2720

Schweber Electronics  
7424 West 78th Street  
Edina, Minnesota 55435  
Tel: (612) 941-5280  
TWX: (910) 576-3167

**Missouri**  
Arrow Electronics  
2380 Schuetz Road  
St. Louis, Missouri 63146  
Tel: (314) 567-6888  
TWX: (910) 764-0882

Hamilton/Avnet Electronics  
13743 Shoreline Court, East  
Earth City, Missouri 63045  
Tel: (314) 344-1200  
TWX: (910) 762-0684

Schweber Electronics  
502 Earth City Expressway  
Earth City, Missouri 63045  
Tel: (314) 739-0526

**New Hampshire**  
Arrow Electronics  
3 Perimeter Road  
Manchester, New Hampshire 03103  
Tel: (603) 668-6968  
TWX: (710) 220-1684

Hamilton/Avnet Electronics  
444 E. Industrial Drive  
Manchester, New Hampshire 03104  
Tel: (603) 624-9400

Schweber Electronics  
Bedford Farms Building 2  
Kilton and South River Roads  
Manchester, New Hampshire 03102  
Tel: (603) 625-2250

**New Jersey**  
Arrow Electronics  
2 Industrial Road  
Fairfield, New Jersey 07006  
Tel: (201) 575-5300

Arrow Electronics  
6000 Lincoln Drive East  
Marlton, New Jersey 08053  
Tel: (609) 596-8000  
TWX: (710) 897-0829

Hamilton/Avnet Electronics  
#1 Keystone Avenue  
Building #36  
Cherry Hill, New Jersey 08003  
Tel (609) 424-0100  
TWX: (710) 940-0262

Hamilton/Avnet Electronics  
10 Industrial Road  
Fairfield, New Jersey 07006  
Tel: (201) 575-3390  
TWX: (710) 734-4388

Schweber Electronics  
18 Madison Road  
Fairfield, New Jersey 07006  
Tel: (201) 227-7880  
TWX: (710) 734-4305

**New Mexico**  
Arrow Electronics  
2460 Alamo Avenue S.E.  
Albuquerque, New Mexico 87106  
Tel: (505) 243-4566  
TWX: (910) 969-1679

Hamilton/Avnet Electronics  
2524 Baylor Drive S.E.  
Albuquerque, New Mexico 87106  
Tel: (505) 765-1500  
TWX: (910) 969-0614

**New York**  
Arrow Electronics  
20 Oser Avenue  
Hauppauge, New York 11787  
Tel: (516) 231-1000  
TWX: (510) 227-6623

Arrow Electronics  
P.O. Box 370  
7705 Mattlidge Drive  
Liverpool, New York 13088  
Tel: (315) 652-1000  
TWX: (710) 545-0230

Arrow Electronics  
25 Hub Drive  
Melville, New York 11747  
Tel: (516) 694-6800  
TWX: (510) 224-6155 &  
(510) 224-6126

Arrow Electronics  
3375 Brighton-Henrietta  
Town Line Road  
Rochester, New York 14623  
Tel: (716) 275-0300  
TWX: (510) 253-4766

Hamilton/Avnet Electronics  
933 Motor Parkway  
Hauppauge, New York 11788  
Tel: (516) 231-9800  
TWX: (510) 224-6166

Hamilton/Avnet Electronics  
333 Metro Park  
Rochester, New York 14623  
Tel: (715) 475-9130  
TWX: (510) 253-5470

Hamilton/Avnet Electronics  
103 Twin Oaks Drive  
Syracuse, New York 13206  
Tel: (315) 437-2641

## Fairchild Authorized Distributors

Hamilton/Avnet Electronics  
1065 Country Road  
Suite 211A  
Westbury, New York 11590  
Tel: (516) 987-6868

Schweber Electronics  
3 Town Line Circle  
Rochester, New York 14623  
Tel: (716) 424-2222

Schweber Electronics  
Jericho Turnpike  
Westbury, Long Island  
New York 11590  
Tel: (516) 334-7474  
TWX: (510) 222-3660

Summit Distributors, Inc.  
916 Main Street  
Buffalo, New York 14202  
Tel: (716) 884-3450  
TWX: (710) 522-1692

Zeus Components  
100 Midland Avenue  
Port Chester, New York 10573  
Tel: (914) 937-7400  
TWX: (710) 567-1248

**North Carolina**  
Arrow Electronics  
5240 Greens Dairy Road  
Raleigh, North Carolina 27604  
Tel: (919) 876-3132  
TWX: (510) 928-1856

Hamilton/Avnet Electronics  
3510 Spring Forest Road  
Raleigh, North Carolina 27604  
Tel: (919) 878-0819  
TWX: (510) 928-1836

Schweber Electronics  
5285 North Blvd.  
Raleigh, North Carolina 27604  
Tel: (919) 876-0000

**Ohio**  
Arrow Electronics  
7620 McEwen Road  
Centerville, Ohio 45459  
Tel: (513) 435-5563  
TWX: (810) 459-1611

Arrow Electronics  
6238 Cochran Road  
Colon, Ohio 44139  
Tel: (216) 248-3990  
TWX: (810) 427-9409

Hamilton/Avnet Electronics  
954 Senate Drive  
Dayton, Ohio 45459  
Tel: (513) 439-6700  
TWX: (810) 450-2531

Hamilton/Avnet Electronics  
4588 Emery Industrial Parkway  
Warrensville Heights, Ohio 44128  
Tel: (216) 831-3500  
TWX: (810) 427-9452

Hamilton/Avnet Electronics  
777 Brookside Blvd.  
Westerville, Ohio 43081  
Tel: (614) 882-7004

Schweber Electronics  
23880 Commerce Park Road  
Beachwood, Ohio 44122  
Tel: (216) 464-2970  
TWX: (810) 427-9441

Schweber Electronics  
7865 Paragon Road  
Dayton, Ohio 45459  
Tel: (513) 439-1800

**Oklahoma**  
Arrow Electronics  
4719 S. Memorial  
Tulsa, Oklahoma 74145  
Tel: (918) 665-7700

Schweber Electronics  
4815 S. Sheridan Road  
Tulsa, Oklahoma 74145  
Tel: (918) 622-8000

**Oregon**  
Arrow Electronics  
10260 S.E. Nimbus  
Suite M3  
Tigard, Oregon 97223  
Tel: (503) 684-1690  
TWX: (910) 464-0007

Hamilton/Avnet Electronics  
6024 S.W. Jean Road  
Building C, Suite 10  
Lake Oswego, Oregon 97034  
Tel: (503) 635-8157  
TWX: (910) 455-8179

Wyle Distribution  
5289 N.E. Elam Young Parkway  
Building E100  
Hillsboro, Oregon 97123  
Tel: (503) 640-6000

**Pennsylvania**  
Arrow Electronics  
650 Seco Road  
Monroeville, Pennsylvania 15146  
Tel: (412) 856-7000  
TWX: (710) 797-3894

Schweber Electronics  
231 Gilbarlor  
Horsham, Pennsylvania 19044  
Tel: (215) 441-0600  
TWX: (510) 665-6540

**Texas**  
Arrow Electronics  
2227 W. Braker Lane  
Austin, Texas 78758  
Tel: (512) 835-4180  
TWX: (910) 874-1348

Arrow Electronics  
3220 Commander Drive  
Carrollton, Texas 75006  
Tel: (214) 380-6464  
TWX: (910) 860-5377

Arrow Electronics  
10699 Kinghurst  
Suite 100  
Houston, Texas 77099  
Tel: (713) 530-4700  
TWX: (910) 880-4439

Hamilton/Avnet Electronics  
1807 West Braker Lane  
Austin, Texas 78758  
Tel: (512) 837-8911  
TWX: (910) 874-1319

Hamilton/Avnet Electronics  
4850 Wright Road  
Suite 190  
Stafford, Texas 77477  
Tel: (714) 240-7733

Hamilton/Avnet Electronics  
2111 W. Walnut Hill Lane  
Irving, Texas 75062  
Tel: (214) 659-4111  
TWX: (910) 860-5929

Schweber Electronics  
6300 La Calma Drive  
Suite 240  
Austin, Texas 78752  
Tel: (512) 458-8253

Schweber Electronics  
4202 Beltway Drive  
Dallas, Texas 75234  
Tel: (214) 661-5010  
TWX: (910) 860-5493

Schweber Electronics  
10652 Richmond  
Suite 100  
Houston, Texas 77042  
Tel: (713) 784-3600  
TWX: (910) 881-4836

Wyle Distribution Group  
2120-F West Braker Lane  
Austin, Texas 78758  
Tel: (512) 834-9957

Wyle Distribution Group  
11001 S. Wilcrest  
Suite 105  
Houston, Texas 77099  
Tel: (713) 879-9953

## Fairchild Authorized Distributors

**Wyle Distribution Group**  
1810 N. Greenville  
Richardson, Texas 75081  
Tel: (214) 235-9953

**Zeus Components**  
1800 N. Greenville Road  
Richardson, Texas 75081  
Tel: (214) 783-7010

**Utah**  
**Arrow Electronics**  
1515 West 2200 South  
Salt Lake City, Utah 84119  
Tel: (801) 972-0404

**Hamilton/Avnet Electronics**  
1585 West 2100 South  
Salt Lake City, Utah 84119  
Tel: (801) 972-2800  
TWX: (910) 925-4018

**Wyle Distribution Group**  
1959 South 4130 West  
Salt Lake City, Utah 84104  
Tel: (801) 974-9953

**Virginia**  
**Arrow Electronics**  
8002 Discovery Drive  
Richmond, Virginia 23285  
Tel: (804) 282-0413  
TWX: (710) 956-0169

**Washington**  
**Arrow Electronics**  
14320 N.E. 21st Street  
Bellevue, Washington 98005  
Tel: (206) 643-4800  
TWX: (910) 443-3033

**Hamilton/Avnet Electronics**  
14212 N.E. 21st Street  
Bellevue, Washington 98007  
Tel: (206) 643-3950  
TWX: (910) 443-2469

**Wyle Distribution Group**  
1750 132nd Avenue N.E.  
Bellevue, Washington 98005  
Tel: (206) 453-8300  
TWX: (910) 443-2526

**Wisconsin**  
**Arrow Electronics**  
200 North Patrick Blvd.  
Brookfield, Wisconsin 53005  
Tel: (414) 792-0150  
TWX: (910) 262-1193

**Hamilton/Avnet Electronics**  
2975 South Moorland Road  
New Berlin, Wisconsin 53151  
Tel: (414) 784-4510  
TWX: (910) 262-1182

**Schweber Electronics**  
150 Sunnyslope Road  
Suite 120  
Brookfield, Wisconsin 53005  
Tel: (414) 784-9020

### Canada

**Future Electronics Corporation**  
3220 5th Avenue N.E.  
Calgary, Alberta T2A 5N1  
Tel: (403) 235-5325

**Future Electronics, Inc.**  
82 St. Regis Crescent North  
Downsview, Ontario M3J 1Z3  
Tel: (416) 638-4771  
TWX: (610) 491-1470

**Future Electronics, Inc.**  
Baxter Center  
1050 Baxter Road  
Ottawa, Ontario K2C 3P2  
Tel: (613) 820-8313

**Future Electronics, Inc.**  
5312 Calgary Trail  
Edmonton, Alberta P6H 4J8  
Tel: (403) 438-2858

**Future Electronics, Inc.**  
237 Hymus Blvd.  
Pointe Claire, Quebec H9R 5C7  
Tel: (514) 694-7710  
TWX: (610) 421-3251

**Future Electronics Corporation**  
3070 Kingsway  
Vancouver, British Columbia V5R 5J7  
Tel: (504) 438-5545

**Hamilton/Avnet Canada Ltd.**  
2816 21st Street N.E.  
Calgary, Alberta T2E 6Z2  
Tel: (403) 250-9380

**Hamilton/Avnet Canada Ltd.**  
6845 Rexwood Road, Units 3-4-5  
Mississauga, Ontario L4V 1R2  
Tel: (416) 677-7432  
TWX: (610) 492-8867

**Hamilton/Avnet Canada Ltd.**  
190 Colonnade Road  
Nepean, Ontario K2E 7J5  
Tel: (613) 226-1700  
Telex: 0534-971

**Hamilton/Avnet Canada Ltd.**  
2795 Halpern Road  
St. Laurent, Quebec H4S 1P8  
Tel: (514) 335-1000  
TWX: (610) 421-3731

**Semad Electronics Ltd.**  
9045 Cote De Liesse Road  
Suite 101  
Dorval, Quebec H9P 2M9  
Tel: (514) 636-4614  
TWX: (610) 422-3048

**Semad Electronics Ltd.**  
864 Lady Ellen Place  
Ottawa, Ontario K1Z 5M2  
Tel: (613) 729-6145  
TWX: (610) 562-1923

**Semad Electronics Ltd.**  
85 Spy Court  
Markham, Ontario L3R 4Z4  
Tel: (416) 475-8500  
TWX: (610) 492-2510

### ASIAN DISTRIBUTORS

**Japan**  
**Asahi Glass Co., Ltd.**  
Chiyoda Bldg.  
1-2, Marunouchi 2-chome  
Chiyoda-Ku  
Tokyo 100  
Tel: 3-218-5818  
Telex: J24616  
Fax: 3-212-0568

**Dainichi Contronic Inc.**  
Seiwakai Bldg.  
7-12, Masakicho 3-chome  
Chiyoda-Ku  
Tokyo 101  
Tel: 3-265-7381  
Telex: 2722204 Dainic J  
Fax: 3-234-8660

**Futaba Denki K.K.**  
Shiwa TBR Bldg. 809  
7, Kojimachi 5-chome  
Chiyoda-Ku  
Tokyo 102  
Tel: 3-230-2171  
Fax: 3-263-9244

**Nippon Hybrid Co. Ltd.**  
Yamato Bldg.  
6, Izumicho 1-chome  
Kanda, Chiyoda-Ku  
Tokyo 101  
Tel: 3-866-2141  
Fax: 3-866-2144

**Ryoden Trading Co. Ltd.**  
13, Tsukasacho 2-chome  
Kanda, Chiyoda-Ku  
Tokyo 101  
Tel: 3-295-1111  
Fax: 3-295-9200

## Fairchild Authorized Distributors

### EUROPEAN DISTRIBUTORS

#### Austria

A & D Abrahamczik u. Demel  
Ges.m.b.H & Co. KG  
Aichholzgasse 4  
A-1120 Wien  
Tel: (0222) 85.76.61.62  
Telex: 134273

Bacher Electronics  
Ges.m.b.H  
Meldinger Hauptstr. 78  
A-1120 Wein  
Tel: (0222) 83.56.46.0  
Telex: 131532

#### Belgium

Auriema S.A.  
Rue Brogneizstraat 172A  
B-1070 Bruxelles  
Tel: (02) 523.62.95  
Telex: 6121646

Rodelco S.A.  
Rue de Geneve 4  
B-1140 Bruxelles  
Tel: (02) 216.63.30  
Telex: 61415

#### Denmark

E. Friis-Mikkelsen AS  
Krogshøjvej 51  
DK-2880 Bagsværd  
Tel: (02) 98.63.33  
Telex: 22350

ITT Multikomponent AS  
Naverland 29  
DK-2600 Glostrup  
Tel: (02) 45.66.45  
Telex: 33355

#### Finland

ITT Multikomponent  
PL 107  
SF-00500 Helsinki 50  
Tel: (90) 73.91.00  
Telex: 121450

Tahinik OY  
PL 117  
SF-00381 Helsinki 38  
Tel: (90) 565.32.33  
Telex: 122749

#### France

Almex  
48 Rue de l'Aubepine  
92160 Antony Cedex  
Tel: (1) 46.66.21.12  
Telex: 250067

Almex Centreda  
Avenue Didier Daurat  
31700 Blagnac  
Tel: 61.71.11.22  
Telex: 521370

Almex  
Norly II  
Route des Peuliers  
69570 Dardilly  
Tel: 78.66.00.66  
Telex: 375187

Almex  
Immeuble "Armorique"  
171 rue de Vern  
35022 Rennes  
Tel: 99.51.66.16  
Telex: 741034

Dimex  
142 Avenue de la Republique  
94550 Chevilly La Rue  
Tel: (1) 46.87.34.63  
Telex: 200420

Feutrier  
22 Quai Bacalan  
"Le Concorde"  
33075 Bordeaux  
Tel: 56.39.51.21  
Telex: 540030 Ref. 522

Feutrier  
Avenue Laplace  
13470 Carnoux  
Tel: 41.82.16.41

Feutrier  
Z.I. Kerscao  
20129 Le Relecq-Kerhoun  
Tel: 98.28.27.73  
Telex: 940930

Feutrier  
1, Rue Videment  
44200 Nantes  
Tel: 40.48.09.44  
Telex: 710129

Feutrier  
10 Bis, Avenue de Crimée  
35100 Rennes  
Tel: 99.51.13.11  
Telex: 740466

Feutrier  
13, Rue Victor Hugo  
59350 Saint André-Léz-Lille  
Tel: 20.51.21.33  
Telex: 120257

Feutrier  
5 Rue Jean Zay  
42270 Saint Priest en Jarez  
Tel: 77.93.40.40  
Telex: 300021

Feutrier  
8, Rue Benoit Malon  
92150 Suresnes  
Tel: (1) 47.72.46.46  
Telex: 610237

Feutrier  
89 Rue Riquet  
31000 Toulouse  
Tel: 61.62.34.72  
Telex: 530089

Feutrier  
Boulevard de l'Europe  
Centre d'Affaires "Les Nations"  
54500 Vandoeuvre  
Tel: 83.51.24.44  
Telex: 960929

Scientech  
Rue Des Landelles  
Centre D'Affaires Mixtes  
"Les Landelles"  
35000 Cesson Sevigne  
Tel: 99.32.15.44  
Telex: 741239

Scientech  
11, Avenue Ferdinand Buisson  
75016 Paris  
Tel: (1) 46.90.91.36  
Telex: 260042

Scientech  
5 Place Carnot  
42000 Saint Etienne  
Tel: 77.79.79.70  
Telex: 300921

Spetec  
41 Avenue des Frères Lumière  
69680 Chassieu  
Tel: 78.40.10.06  
Telex: erisfly 375444

Spetec  
B.P. 203  
78051 San Quentin en Yvelines Cedex  
Tel: 30.58.24.24  
Telex: 697347

S.R.D.  
Chemin des Pennes au Pin  
Plan de Campagne  
13170 Les Pennes Mirabeau  
Tel: 42.02.91.08  
Telex: 440076

Germany  
Astek GmbH  
Carl-Zeiss-Strasse 3  
2085 Quickborn  
Tel: (04106) 710.84  
Telex: 214082

## Fairchild Authorized Distributors

Asternetics GmbH Lindenring 3 D-8028 Taufkirchen Tel: (089) 612.10.07 Telex: 528101	E 2000 Vertriebs AG Vestner Torgraben 3 D-8500 Nürnberg Tel: (0911) 367.39 Telex: 626495	SE Spezial Electronic KG Hanauer Str. 4 D-6360 Friedberg Tel: (06031) 46.34 Telex: 4184025
Beck GmbH & Co. Elektronik Bauelemente KG Wunstorfer Landstrasse 14 3000 Hannover 91 Tel: (0511) 48.20.34-5 Telex: 9230290	W. Moor GmbH Hansastr. 7 D-4600 Dortmund Tel: (0231) 14.10.35 Telex: 8227058	SE Spezial Electronic KG Hermann-Lingg-Str. 16 D-8000 München 2 Tel: (089) 53.03.87 Telex: 5212176
Beck GmbH & Co. Elektronik Bauelemente KG Eltersdorfer Strasse 7 8500 Nürnberg 90 Tel: (0911) 34.05-0 Telex: 622334	W. Moor GmbH Berg-am-Laim-Str. 146 D-8000 München 80 Tel: (089) 431.30.75/4 Telex: 5214824	Italy Adelsy S.r.l. Via del Fonditore 5 Località Roveri 40127 Bologna Tel: (051) 53.21.19 Telex: 510226
Beck GmbH & Co. Elektronik Bauelemente KG Hausteigstrasse 69 7000 Stuttgart 1 Tel: (0711) 60.48.93 Telex: 722559	Heinrich-Baumann-Str. 30 D-7000 Stuttgart 1 Tel: (0711) 26.85.4-0 Telex: 721437	Claïtron S.p.A. Via Gallarate 211 20151 Milano Tel: (02) 301.00.91 Telex: 313843
Dr. G. Dohrenberg Bayreuther Str. 3 D-1000 Berlin 30 Tel: (030) 219.00.70 Telex: 184860	Protec GmbH Magreider Platz 10 D-8012 Ottobrunn Tel: (089) 609.70.01 Telex: 529298	Claïtron S.p.A. Via Tazzoli 158 10137 Torino Tel: (011) 309.71.73 - 30.85.40
E 2000 Vertriebs AG Siemensstrasse 1 D-7257 Ditzingen 1 Tel: (07156) 70.83 Telex: 7245265	Positron GmbH Am Pützkamp 37 D-4000 Düsseldorf 12 Tel: (0211) 28.20.64 Telex: 8582669	Comprel S.p.A. Viale Fulvio Testi 115 20092 Cinisello Balsamo (MI) Tel: (02) 612.05.41 Telex: 332484
E 2000 Vertriebs AG Wersterer Dorfstrasse 27 D-4000 Düsseldorf Tel: (0211) 76.71.41 Telex: 8686810	Positron GmbH Benzstr. 1 D-7016 Gerlingen Tel: (07156) 356-0 Telex: 7245266	Comprel S.p.A. Via della Farnesina 224 00194 Roma Tel: (06) 328.67.39 Telex: 613689
E 2000 Vertriebs AG Langer Weg 18 D-6000 Frankfurt 90 Tel: (069) 78.40.28/29 Telex: 4189486	Positron GmbH Morkenstr. 12 D-2000 Hamburg 50 Tel: (040) 38.18.73 Telex: 2162090	Comprel S.p.A. Via Pasini 18 36100 Vincenza Tel: (0444) 339.12
E 2000 Vertriebs AG Uberseering 25 D-2000 Hamburg 60 Tel: (040) 630.40.81 Telex: 2164921	Positron GmbH Schluderstr. 14 D-8000 München 19 Tel: (089) 16.10.26 Telex: 522420	Helis di Benito Prati S.a.s. Piazza Amendola 1 41049 Sassuolo Tel: (0536) 80.41.04
E 2000 Vertriebs AG Stahlgruberring 12 D-8000 München 82 Tel: (089) 42.00.10 Telex: 522561	SE Spezial Electronic KG Kreuzbreite 16 D-3062 Buckeburg Tel: (05722) 20.30 Telex: 971624	Inter-rep S.r.l. Via E. Mattei, 40 40138 Bologna Tel: (051) 53.11.99 Telex: 226079
	SE Spezial Electronic KG Dr. Adolf-Schneider-Str. 11 D-7090 Ellwangen Tel: (07961) 40.47 Telex: 74712	Inter-rep S.r.l. Via Panciatichi, 40 50127 Firenze Tel: (055) 436.04.22 - 436.03.92

## Fairchild Authorized Distributors

Inter-rep S.r.l.  
Via Gadames, 126  
20151 Milano  
Tel: (02) 301.16.20

Inter-rep S.r.l.  
Via Tiburtina, 436  
00159 Roma  
Tel: (06) 439.04.90

Inter-rep S.r.l.  
Via Valbella 10 (cond. Alfa)  
36018 Thiene  
Tel: (0445) 36.49.61 - 36.36.90  
Telex: 431222

Inter-rep S.p.A.  
Via Orbetello 98  
10148 Torino  
Tel: (011) 216.59.01  
Telex: 221422

Kontron S.p.A.  
Via Gramsci 95  
35100 Cadoneghe (PD)  
Tel: (049) 70.60.33 - 70.66.85

Kontron S.p.A.  
Via Fantoli 15/16  
20138 Milano  
Tel: (02) 507.21  
Telex: 315430

Kontron S.p.A.  
Via Franco Sacchetti 127  
00161 Roma  
Tel: (06) 818.42.99  
Telex: 620350

Kontron S.p.A.  
Via Appio Claudio 5  
10143 Torino  
Tel: (011) 749.52.53  
Telex: 212004

Pantronic S.r.l.  
Via Mattia Battistini 212/A  
00167 Roma  
Tel: (06) 627.39.09  
Telex: 612405

Pantronic S.r.l.  
Corso Rosselli 99, Int. 8  
10129 Torino  
Tel: (011) 59.94.54  
Telex: 221420

Prosem S.r.l.  
Via E. Fermi 29  
20052 Monza  
Tel: (039) 83.43.88 - 83.46.56  
Telex: 340392

Velco S.r.l.  
Contra S. Francesco 75  
36100 Vincenza  
Tel: (0444) 54.58.22  
Telex: 431075

**Netherlands**  
Auriema B. V.  
Doornakkersweg 26  
NL-5642 MP-Eindhoven  
Tel: (40) 81.65.65  
Telex: 51992

Rodelco B. V. Electronics  
P.O. Box 6824  
NL-4802 HV Breda  
Tel: (76) 78.49.11  
Telex: 54195

**Norway**  
Datamatik AS  
P.O. Box 12  
Lindeberg Gard  
Oslo 10  
Tel: (02) 30.17.30  
Telex: 76967

**Portugal**  
Telecra Sarl  
Rua Rodrigo De Fonseca 103  
Lisboa 1  
Tel: 68.60.72  
Telex: 12598

**Spain**  
Venco Electronica SA  
Galileo 249  
Barcelona 26  
Tel: (03) 330.97.51  
Telex: 98266

Venco Electronica SA  
Delegacion de Madrid  
Calle Ferrocarril 35  
Entreprianta  
Madrid 7  
Tel: (01) 468.55.63 - 468.52.10

**Sweden**  
Nordquist & Berg AB  
Aarstaengsvagen 17  
S-11743 Stockholm  
Tel: (08) 18.60.00  
Telex: 10407

Stiab Compoma AB  
Box 8164  
S-16308 Spanga  
Tel: (08) 761.79.20  
Telex: 16499

**Switzerland**  
Bureau Suisse Romande  
Chemin de Tavernay 14  
CH-1218 Grand Saconnex/GE  
Tel: (022) 98.20.87  
Telex: 289958

W. Moor S.A.  
Route de Preverenges 4  
Ch-1206 Denges  
Tel: (021) 71.09.01  
Telex: 458237

W. Moor AG  
Bahnhstr. 58  
CH-8105 Regensdorf  
Tel: (01) 840.66.44  
Telex: 52042

Primotec AG  
Tafarnstr. 37  
CH-5405 Baden-Dattwil  
Tel: (056) 84.01.71  
Telex: 54849

**United Kingdom**  
Abacus Electronics PLC  
Abacus House  
Bone Lane  
Newbury, Berks  
Tel: (0635) 333.11  
Telex: 847589

Barlec-Richfield Ltd.  
Foundry Lane  
Horsham, Sussex  
Tel: (0403) 518.81  
Telex: 877222

Celdis Ltd.  
37-39 Loverock Road  
Reading, Berks  
Tel: (0734) 58.51.71  
Telex: 848370

Jermyn Distribution Ltd.  
Vestry Estate  
Sevenoaks, Kent  
Tel: (0732) 45.01.44  
Telex: 95142

Macro Marketing Ltd.  
Burnham Lane  
Slough, Berks  
Tel: (0628) 644.22  
Telex: 847945

Micromark Electronics  
Boyn Valley Road  
Maidenhead, Berks  
Tel: (0628) 761.76  
Telex: 847397

STC Electronic Services  
Edinburgh Way  
Harlow, Sussex  
Tel: (0279) 267.77  
Telex: 818801



**FAIRCHILD**

A Schlumberger Company

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time. Manufactured under one of the following U.S. Patents 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied. Printed in U.S.A. 60M