Project 1 Report

ECE 461

ZACH HANNUM

Contents

Blocking Code Implementation	2	
Finite State Machine Implementation	3	
Input and Output Data Control Flow Diagram	3	
	3	
State Machine Diagram	4	
Logic Analyzer	5	
Interrupt Service Routine Implementation Input and Output Data Logic Analyzer		
		7
	Figure 1: Blocking Code I ² C message on logic analyzer	2
Figure 2: FSM I ² C Control Flow diagram	3	
Figure 3: FSM I ² C State Diagram	4	
Figure 4: FSM I ² C message with no delay	5	
Figure 5: FSM I ² C message with ~17 μs delay	5	
Figure 6: FSM I ² C message with ~19 μs delay - Missing NAK	5	
Figure 7: FSM I ² C message with ~21 μs delay - Reading 11 bytes (broken)	5	
Figure 8: ISR I ² C Full Message		
Figure 9: ISR I ² C Message detail 1	7	
Figure 10: ISR I ² C Message detail 2	7	
Figure 11: ISR I ² C Message detail 3	_	

Blocking Code Implementation




Figure 1: Blocking Code I²C message on logic analyzer

Finite State Machine Implementation

Input and Output Data

Instead of being called once, like the blocking code, i2c_read_bytes_fsm() is called many times in order to go through each state and eventually finish reading all 6 bytes. To pass data to the FSM, the original parameters used in the blocking i²c code were kept; more specifically the device address (dev_adx), the register address (reg_adx), the data array pointer, and the data count. Due to the simplicity of this project, no sophisticated handshaking was needed for the i²c communications. The FSM simply returns 1 when communications are finished, allowing the main program to continue. All four of the parameters are constant throughout the entire program. The FSM as is would not work if the program needed to use i²c communications to any other device. To accommodate multiple devices, an idle state and more complex handshaking would be added so that the program could only send a new data request (to a different device or otherwise) when the FSM is in the idle (ready) state.

Control Flow Diagram




Figure 2: FSM I²C Control Flow diagram

State Machine Diagram




Figure 3: FSM I²C State Diagram

Logic Analyzer




Figure 4: FSM I²C message with no delay




Figure 5: FSM I^2C message with ~17 μ s delay



Figure 6: FSM I²C message with ~19 μs delay - Missing NAK



Figure 7: FSM I²C message with ~21 μs delay - Reading 11 bytes (broken)

As seen in Figures 5-7, polling the I^2C State Machine at ~17 μ s intervals is the largest delay without causing issues with the communications. This corresponds to ShortDelay(8) in code. Increasing the delay to ShortDelay(9) or ~19 μ s, The I^2C message is missing the NAK at the end of reading all 6 bytes. Interestingly though, the program still seems to function correctly. At ShortDelay(9) or ~21 μ s, the program completely breaks, reading out 11 bytes of data. The data[] array changes on every iteration, causing the LED to flash white constantly.

Interrupt Service Routine Implementation

Input and Output Data

Initially, the I²C ISR is triggered by a start function called by the main program that sends the device address. After that, the remainder of I²C communications is handled within the ISR. Like the FSM, since the device address and register address do not change for this project, they have been hard coded into the ISR, using MMA_ADDR and REG_XHI. To make the ISR more adaptable, global variables for the device address and register address could be used, along with global ready bits that the main program and the ISR could set. One for the main program to send a new request, and another for the ISR to set when it is ready to accept new requests. In this project, a global variable is set by the ISR (i2c_is_complete) when all 6 bytes have been read and the stop signal is sent. Additionally, a global data array (isr_data[]) is used to read the bytes. After the ISR completes, the main program copies the data to the local data[] array.

Logic Analyzer




Figure 8: ISR I²C Full Message



Figure 9: ISR I²C Message detail 1



Figure 10: ISR I²C Message detail 2



Figure 11: ISR I²C Message detail 3

As seen the detailed I²C message figures (9-11), the total processor time executing the I²C code is 0.74 μ s + 1.08 μ s + 1.22 μ s + 1.54 μ s + 1.32 μ s + 1.32 μ s + 1.32 μ s + 1.32 μ s + 1.52 μ s + 1.7 μ s = **13.08 \mus**

Figure 8 shows that the total duration of the message on the bus is **228.1** μ s. So the processor only needed to run ~6% of the time that the message was on the bus, a significant decrease from the 100% of the time the original blocking code would run.