



Term: Spring 2016

Review: This lab implements the first stage of the MIPS five stage pipeline. This stage consists of five components: the program counter (PC), instruction memory, multiplexer, incrementer, and the IF/ID pipeline register. In this lab, the instruction memory was initialized to certain values. The select input and the input from the EX/MEM latch for the multiplexer were both set to 0 (static input).




Name: Beverly Abadines (004737953) and Kyle Lee (005054981)


Class: CSE 401

Term: Spring 2016

## Timing Diagram for Program Counter



## Timing Diagram for Multiplexer



Term: Spring 2016