## Lab 1 Multi-Barrel Shifter

Name: Beverly Abadines

### I Goals


- 1) Implement Verilog software onto FPGA board using ucf.
- 2) Practice bit shift and rotations
- 4) Distinguish when to use procedural and continuous assignment
- 5) Design RTL Combinational Circuit
- 6) Understand the conventions used on various datatypes

# **II Design Process**


Both designs take in data\_in, Ir, and amount in order to output the rotated value, data\_out. The number of bits to rotate is set by amount, while Ir dictates whether to perform left rotation (Ir ==1) or right rotation (Ir ==0).

# **Bidirectional (pre and post reverse)**

This design uses only a single left\_rotator, two mux\_2\_to\_1 and and two reverse. If Ir == 1, then the datapath is as follows: data\_in is the output of the first mux, which is the input of left\_rotator and the input and output of the second mux. If Ir == 0, then the reverse of data\_in is the output of the first mux, which is the input of the left\_rotator. It goes through a reversal again and is the input and output of the second mux. It is important to note that regardless whether the left rotate or right rotate is desired the reverse procedures still executes.



This uses both the right rotator and left rotator as well as a  $mux_2_{t_0}$ . If Ir ==1 then the output is the left rotated value. If Ir ==0, then the output is the right rotated value. Again regardless of the value of Ir, both rotations will occur, but there will be a single output due to the mux.



# **Truth Table**

left_rotate			right_rotate			
d_in	amt	d_out	d_in	amt	d_out	
abcdefgh	1	bcdefgha	abcdefgh	1	habcdefg	
abcdefgh	2	cdefghab	abcdefgh	2	ghabcdef	
abcdefgh	3	defghabc	abcdefgh	3	fghabcde	
abcdefgh	4	efghabcd	abcdefgh	4	efghabcd	
abcdefgh	5	fghabcde	abcdefgh	5	defghabc	
abcdefgh	6	ghabcdef	abcdefgh	6	cdefghab	
abcdefgh	7	habcdefg	abcdefgh	7	bcdefgha	
abcdefgh	8	abcdefgh	abcdefgh	8	abcdefgh	
reverse			mux_2_to_1			_
rev_in	rev_out		lr	left	right	
abcdefgh	hgf	edcba	1	a	b	
			0	a	b	

# **III Program**

```
// Connects the Barrel_Rotator code to the physical layout onto the FPGA.
```

```
module FPGA_Barrel_Rotator(
          output wire [7:0] led,
          input wire [3:0] btn, // 3:1 amount, 0 Ir
          input wire [7:0] sw
    );

Barrel_Rotator BR_Test(
          .data_out(led),
          .lr(btn[0]),
```

```
.amount(btn[3:1]),
      .data_in(sw)
      );
endmodule // FPGA_Barrel_Rotator
//// Connects the Bidirection Rotation code to the physical layout onto the FPGA.
module FPGA_Bidirection_Rotation(
      output wire [7:0] led,
      input wire [3:0] btn, // 3:1 amount, 0 lr
      input wire [7:0] sw
  );
Bidirection Rotation BR Test(
      .data_out(led),
      .lr(btn[0]),
      .amount(btn[3:1]),
      .data_in(sw)
      );
endmodule//FPGA_Bidirection_Rotation
// This is the complete design for the Barrel_rotator (left and right),
// which is suitable for simulation.
module Barrel_Rotator(
      output [7:0] data_out,
      input wire Ir,
      input wire [2:0] amount,
      input [7:0] data_in
  );
       // internal signals
      wire [7:0] left_out, right_out;
      left_rotator1(
             .d_out(left_out),
                                 //output
             .d_in(data_in), //inputs
             .bit_amount(amount)
             );
      right_rotator right_rotator1(
             .d_out(right_out),
                                 //output
```

```
.d_in(data_in), //inputs
              .bit_amount(amount)
              );
       mux_2_to_1 mux_2_to_1_1(
              .y(data_out), //output
              .left(left_out),//inputs
              .right(right_out),
              .lr(lr)
              );
endmodule // Barrel_Rotator
//// This is the complete design for the Bidirection_Rotation (pre and post reverse),
// which is suitable for simulation.
module Bidirection_Rotation(
       output wire [7:0] data_out,
       input wire Ir,
       input wire [2:0] amount,
       input wire [7:0] data_in
  );
// internal signals
       wire [7:0] pre_rev_out, post_rev_out;
       wire [7:0] pre_mux_out;
       wire [7:0] right_out;
       reverse pre_rev(
              .rev_out(pre_rev_out),
                                           //output
              .rev_in(data_in)
                                                  //input
              );
       mux_2_to_1 pre_mux(
              .y(pre_mux_out),
                                    //output
              .right(data_in),//inputs
              .left(pre_rev_out),
              .lr(lr) // lr = 1 -> prev_rev_out, lr = 0 -> data_in
              );
       right_rotator right_rotator1(
              .d_out(right_out),
                                    //output
              .d_in(pre_mux_out), //inputs
              .bit_amount(amount)
              );
```

```
reverse post_rev(
              .rev_out(post_rev_out),
                                         //output
              .rev_in(right_out)
                                                //input
             );
       mux_2_to_1 post_mux(
              .y(data out), //output
              .right(right_out),//input
              .left(post rev out), // lr = 1 -> post rev out, lr = 0 -> right out
              .lr(lr)
             );
endmodule // Bidirection Rotation
// Left rotates the value d in based on the bit amount. The output is d out.
module left rotator(
                                                // 8'b
       output reg [7:0] d_out,
       input wire [7:0] d_in,
       input wire [2:0] bit amount // 3'b, enough to specify #'b to rotate
  );
      //In Verilog you can't use a variable as the end of range.
      // https://verificationacademy.com/forums/systemverilog/range-must-be-bounded-
constant-expressions
      //assign d_out = {d_in[bit_amount +: 0], d_in[7+: 8]};
       always @(*) begin
              case(bit_amount)
                     3'd1: d_out = {d_in[6:0], d_in[7]};
                     3'd2: d_out = {d_in[5:0], d_in[7:6]};
                     3'd3: d out = {d in[4:0], d in[7:5]};
                     3'd4: d_out = {d_in[3:0], d_in[7:4]};
                     3'd5: d_out = {d_in[2:0], d_in[7:3]};
                     3'd6: d_out = {d_in[1:0], d_in[7:2]};
                     3'd7: d_out = {d_in[0], d_in[7:1]};
                     default: d_out = d_in; // case 0
             endcase
       end
endmodule//left rotator
/// Right rotates the value d_in based on the bit_amount. The output is d_out.
module right_rotator(
```


```
// 8'b
       output reg [7:0] d_out,
       input wire [7:0] d_in,
       input wire [2:0] bit_amount // 3'b, enough to specify #'b to rotate
  );
      //In Verilog you can't use a variable as the end of range.
      // https://verificationacademy.com/forums/systemverilog/range-must-be-bounded-
constant-expressions
      //assign d out = {d in[bit amount +: 0], d in[7+: 8]};
       always @(*) begin
              case(bit_amount)
                     3'd1: d_out = {d_in[0], d_in[7:1]};
                     3'd2: d_out = {d_in[1:0], d_in[7:2]};
                     3'd3: d_out = {d_in[2:0], d_in[7:3]};
                     3'd4: d_out = {d_in[3:0], d_in[7:4]};
                     3'd5: d_out = {d_in[4:0], d_in[7:5]};
                     3'd6: d_out = {d_in[5:0], d_in[7:6]};
                     3'd7: d_out = {d_in[6:0], d_in[7]};
                     default: d_out = d_in; // case 0
              endcase
       end
endmodule//right_rotator
// Y, outputs the value based on Ir. y = left if Ir ==1, and right otherwise.
module mux 2 to 1(
       output wire [7:0] y,
                                   // output of mux
       input wire [7:0] left, right,
                                   // input a = 1'b1, b = 1'b0
       input wire Ir
                                                 // select, left or right
      );
       assign y = Ir ? left: right;
                                  // the type after assign must be WIRE
                                                               // if Ir = 1, then y = left
                                                               // if Ir = 0, then y = right
endmodule//mux 2 to 1
// Outputs the reverse order of rev in as rev out.
module reverse(
       output wire [7:0] rev out,
      input wire [7:0] rev_in
  );
      //Generate loop index i must be defined as a genvar
       genvar i;
```

```
// generate for loop is generating an instance for each iteration generate for(i = 0; i < 8; i = i + 1) begin assign rev_out[i] = rev_in[7-i]; end endgenerate
```

endmodule // reverse

# **IV Results**

# Bidirection and Barrel\_Rotatator testbench



module Bidirection\_Rotation\_testbench; // Similar to Barrel\_Rotator\_testbench


```
);
           initial begin
           // Initialize Inputs and check for left rotate first
           data_in = 8'b10010010;
           lr = 1;
           amount = 3'b000;
           #5;
           amount = 3'b001;
           amount = 3'b010;
           amount = 3'b011;
           #5
           amount = 3'b100;
           #5;
           amount = 3'b101;
           #5
           amount = 3'b110;
           amount = 3'b111;
           #5
           Ir = 0; // Now check for right rotate
           amount = 3'b000;
           #5;
           amount = 3'b001;
           amount = 3'b010;
           amount = 3'b011;
           #5
           amount = 3'b100;
           #5;
            amount = 3'b101;
           #5
           amount = 3'b110;
           amount = 3'b111;
    end
always @(data_out)
           #1 $display ("Time = %d \t data_in = %b \t amount = %d \t Ir = %b \t data_out =
```

%b",

\$time, data\_in, amount, Ir, data\_out);

# endmodule

# Left\_rotator testbench




module left\_rotator\_testbench; // Similar to right\_rotator\_testbench


```
bit_amount = 3'b000;
           #5;
           bit_amount = 3'b001;
           #5
           bit_amount = 3'b010;
           #5
           bit_amount = 3'b011;
           #5
           bit_amount = 3'b100;
           #5;
           bit_amount = 3'b101;
           #5
           bit_amount = 3'b110;
           #5
           bit_amount = 3'b111;
    end
always @(d_out)
           #1 $display ("Time = %d \t d_in = %b \t bit_amount = %d \t d_out = %b",
                  $time, d_in, bit_amount, d_out);
```

## endmodule

# Right\_rotator testbench



Mux\_2\_to\_1testbench




```
reg Ir;
// Outputs
wire [7:0] y;
// Instantiate the Unit Under Test (UUT)
mux_2_to_1 uut (
        .y(y),
        .left(left),
        .right(right),
        .lr(lr)
);
initial begin
        // Initialize Inputs
        left = 0;
        right = 1;
        Ir = 0; //output right
        #1;
        Ir =1; // output left
        #1;
```

```
$stop;
```

end

# endmodule

# Reverse testbench



module reverse\_testbench;

```
rev_in = 8'b11010100;

#5

rev_in = 8'b10000011;

end

always @(rev_out)

#1 $display ("Time = %d \t rev_in = %b \t rev_out = %b",

$time, rev_in, rev_out);
```

### Endmodule

#### **V** Problem

- I attempted to develop an algorithm for the left and right rotation instead of hardcoding the values based on the bit\_amount, but Verilog was incapable of having a variable as the end range of the array. To solve the problem I hardcoded the values into a case statement.
- 2) Again, I did not want to hardcode values for the reverse module as well. In planning, I wished to develop an algorithm that can handle dynamic changes in parameters. I used a for loop to try to index values dynamically. Overall, I was able to run and compile the program using genvar index and a generate for loop.
- 3) I did not know how to connect the I/O signals to the I/O pins on the board. I used a default.ucf and commented out unnecessary ports.

# VI What you learned

As robust as Verilog is as HDL, and as practical as it is for its ability to be used for real-world applications, it is not suitable for every algorithm. My first problem displays how an algorithm can work in theory, but fail in application.

Secondly, I learned that to distinguish little nuances based on datatypes and conditionals, and recognize the differences between combination logic circuits versus sequential circuits. (for loop, generate for loop, net group versus variable group, continuous versus procedural).

Lastly, I learned how to implement Verilog software into a tangible application, such as the FPGA.