

Tomasulo Example




Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

FU







Note: Unlike 6600, can have multiple loads outstanding

Instruction status: ExecWrite Comp Result Address Instruction kIssue Busy LDF6 34 +R2 Yes 34+R2 Load1 LDF2 45 +R3 Load2 Yes 45+R3 **MULTD** F0 F2 F4 Load3 No **SUBD** F8 F6 F2 DIVD F10 FO F6 F8 F2 **ADDD** F6 Reservation Stations: SI *S2* RS RS V_j VkTime Name Busy Op*Qj* QkAdd1 No Add2 No Add3 Mult 1 Yes MULTD R(F4) Load2 Mult2

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Instruction	n sta	tus:			Exec	Write						
Instruction	n	j	k	Issue	Comp	Result			Busy	Address	_	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reservatio	on St	ations	7.		S1	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	Yes	SUBD	M(A1)			Load2				
		Add2	No									
		Add3	No									
		Mult1	Yes	MULTE		R(F4)	Load2					
		Mult2	No]			
Register re	esult	statu	s:									
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30

M(A1) Add1

Load2 completing; what is waiting for Load2?

Mult1 Load2

In.	structio	n sta	tus:			Exec	Write				
	Instruction	n	\dot{J}	k	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	R3	2	4	5		Load2	No	
	MULTD	F0	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4						
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2							
Re	eservatio	on St	ations	7.		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		2	Add1	Yes	SUBD	M(A1)	M(A2)				
			Add2	No							

Yes MULTDM(A2) R(F4)

DIVD

Register result status:

Add3

Mult2

10 Mult1

No

Yes

Clock *F6* F8 *F2* F0F4F10*F12 F30* Add1 Mult1 M(A2)5 FUM(A1)Mult2

M(A1) Mult1

Instructio	n sta	tus:			Exec	Write						
Instruction	on	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6								
Reservatio	on St	ations	7 .		S1	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_			
	1	Add1	Yes	SUBD	M(A1)	M(A2)						
		Add2	Yes	ADDD		M(A2)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTE	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register r	esult	t statu.	s:									
Clock				F0	F2	F4	F6	F8	<i>F10</i>	<i>F12</i>	•••	<i>F30</i>
6			FU	Mult1	M(A2)		Add2	Add1	Mult2			

• Issue ADDD here vs. scoreboard?

Instruc	ctior	ı sta	tus:			Exec	Write					
Instr	uctio	n	j	k	Issue	Comp	Result			Busy	Address	_
LD		F6	34+	R2	1	3	4		Load1	No		
LD		F2	45+	R3	2	4	5		Load2	No		
MUI	LTD	F0	F2	F4	3				Load3	No		
SUB	D	F8	F6	F2	4	7						
DIV	D	F10	FO	F6	5							
ADI	DD	F6	F8	F2	6							
Reserv	atic	on St	ations	s:		S1	<i>S2</i>	RS	RS			
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		0	Add1	Yes	SUBD	M(A1)	M(A2)					
			Add2	Yes	ADDD		M(A2)	Add1				
			Add3	No								
		8	Mult1	Yes	MULTE	M(A2)	R (F4)					
			Mult2	Yes	DIVD		M(A1)	Mult1				
Regist	er re	esult	statu	s:								

F2

Mult1 M(A2)

F4

F8

Add1

F10

Mult2

F12

F30

F6

Add2

Add1 completing; what is waiting for it?

F0

Clock

Instruction S	status:	
Instruction	j	j

Instruction		j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	FO	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

SI

2 Add2 Yes ADDD (M-M) M(A2)
Add3 No

7 Mark 1 Nov NULL TD M(A2) P(E4)

7 Mult1 | Yes MULTD M(A2) R(F4) Mult2 | Yes DIVD M(A1) Mult1

Register result status:

S2

RS

RS

In	struction	ı stat	us:			Exec	Write				
	Instruction	n	\dot{J}	k	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	R3	2	4	5		Load2	No	
	MULTD	F0	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2	6						
$R\epsilon$	eservatio	n Sto	ations	y • '•		S1	<i>S2</i>	RS	RS		

Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No					
1 Add2	Yes	ADDD	(M-M)	M(A2)		
Add3	No					
6 Mult1	Yes	MULTD	M(A2)	R (F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write						
Instruction	on	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10							
Reservati	on St	ations	5 :		S1	<i>S2</i>	RS	RS				
	Time	Name	<u>Busy</u>	Op	Vj	Vk	Qj	Qk	,			
		Add1	No									
	0	Add2	Yes	ADDD	(M-M)	M(A2)						
		Add3	No									
	5	Mult1	Yes	MULTE	M(A2)	R (F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register i	esult	statu	s:									
Clock				F0	F2	F4	F6	F8	F10	<i>F12</i>	•••	<i>F30</i>
10			FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Add2 completing; what is waiting for it?

In	structio	n sta	tus:			Exec	Write				
	Instruction	on	\dot{J}	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	R3	2	4	5		Load2	No	
	MULTD	$\mathbf{F0}$	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	$\mathbf{F0}$	F6	5						
	ADDD	F6	F8	F2	6	10	11				
Re	eservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
			Add2	No							
			Add3	No							
		4	Mult1	Yes	MULTI	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			
				-						-	

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	FU	Mult1	M(A2)	(M-M+N	(M-M)	Mult2			

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

Instructio	n sta	tus:			Exec	Write				
Instruction	on	\dot{J}	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	$\mathbf{F0}$	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	3	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1]	

Clock		F0	F2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30
12	FU	Mult1	M(A2)	((M-M+N	(M-M)	Mult2			

Instruction	n sta	tus:			Exec	Write				
Instruction	n	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	$\mathbf{F0}$	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	2	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
13	FU	Mult1	M(A2)	(M-M+N	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	n	\dot{J}	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	1	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
DIVD ADDD	F10 F6 On St Time	F0 F8 ations Name Add1 Add2 Add3 Mult1	F6 F2 S: Busy No No No Yes	5 6 <i>Op</i>	SI Vj	11 S2 Vk R(F4)	<u>Q</u> j			

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	• • •	<i>F30</i>
14	FU	Mult1	M(A2)		M-M+N	(M-M)	Mult2			

Instruction	n sta	tus:			Exec	Write				
Instruction	n	\dot{J}	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15			Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	O	Mult1	Yes	MULTE	M(A2)	R (F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	<i>F4</i>	F6	F8	<i>F10</i>	<i>F12</i>	•••	F30
15	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructi	on sta	tus:			Exec	Write				
Instruct	ion	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTI) F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservat	ion St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(A1)				

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
16	FU	M*F4	M(A2)	(M+N	(M-M)	Mult2			


Faster than light computation (skip a couple of cycles)

Instructio	n sta	tus:			Exec	Write				
Instruction	on	\dot{J}	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(A1)				

Register result status:

Instruction status:				Exec	Write							
Instruction j		\boldsymbol{k}	Issue	Comp	Result			Busy	Address	_		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5	56							
ADDD	F6	F8	F2	6	10	11						
Reservation Stations:					S1	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_			
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(A1)						
Register result status:												
Clock				F0	F2	F4	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	• • •	<i>F30</i>
56			FU	M*F4	M(A2)	(1)	M-M+	V. (M-M)	Mult2			

Mult2 is completing; what is waiting for it?



Register result status:

Clock		F0	F2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30
56	FU	M*F4	M(A2)	(M-M+N	(M-M)	Result			

 Once again: In-order issue, out-of-order execution and completion.