### **Tomasulo Loop Example**

```
0
Loop:
                    FΟ
                                  R1
      LD
                           F0
                                  F2
      MULTD
                    F4
                            0
       SD
                    F4
                                  R1
                           R1
                                   #8
       SUBI
                    R1
                           Loop
       BNEZ
                    R1
```


- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- □ To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

# **Loop Example**

Instructi	on statu	s:				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1				Load1	No		
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	<b>R</b> 1
	Mult1	No						<b>SUBI</b>	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	tatus									
Clock	R1	_	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
0	80	Fu									

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store 1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	R1
	Mult1	No						<b>SUBI</b>	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
1	80	Fu	Load1								

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	<b>F4</b>	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
2	80	Fu	Load1		Mult1						



Implicit renaming sets up "DataFlow" graph

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
4	80	Fu	Load1		Mult1						

### □ Dispatching SUBI Instruction

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	$\dot{J}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
5	72	Fu	Load1		Mult1						

□ And, BNEZ instruction

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
6	72	Fu	Load2		Mult1						

□ Notice that F0 never sees Load from location 80

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
7	72	Fu	Load2		Mult2						

- □ Register file completely detached from computation
- □ First and Second iteration completely overlapped

Instructi	on statu.		Write								
ITER	Instructi	on	$\dot{J}$	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
8	72	Fu	Load2		Mult2						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{J}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9		Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
Mult2 Yes Multd					R(F2)	Load2		BNEZ	R1	Loop	

#### Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	72	Fu	Load2		Mult2						

- □ Load1 completing: who is waiting?
- □ Note: Dispatching SUBI

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	

#### Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
10	64	Fu	Load2		Mult2						

- □ Load2 completing: who is waiting?
- Note: Dispatching BNEZ

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	<b>F4</b>	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Multd	M[72]	<b>R</b> (F2)			<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
11	64	Fu	Load3		Mult2						

### □ Next load in sequence

Instructi	on statu:	s:				Exec	Write				
ITER	Instructi	on	j	k	<i>Issue</i>	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		]
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	<b>F4</b>	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
3	Mult2	Yes	Multd	M[72]	<b>R</b> (F2)			BNEZ	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
12	64	Fu	Load3		Mult2						

□ Why not issue third multiply?

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue (	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	<b>F4</b>	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
1	Mult1	Yes	Multd	M[80]	<b>R</b> (F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13	64	Fu	Load3		Mult2						

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
1	Mult2	Yes	Multd	M[72]	<b>R</b> (F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
14	64	Fu	Load3		Mult2						

□ Mult1 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		]
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M[72]	<b>R(F2)</b>			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
15	64	Fu	Load3		Mult2						

□ Mult2 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		]
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store 1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name _	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
16	64	Fu	Load3		Mult1						

Instructi	on status	<b>s</b> :				Exec	Write				
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		]
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store 1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name _	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
17	64	Fu	Load3		Mult1						

Instruction	on status	s:			Exec	Write					
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	<u> </u>
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	<b>F4</b>	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	<b>F4</b>	F0	F2
	Add3	No						SD	<b>F4</b>	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		_F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
18	64	Fu	Load3		Mult1						

Instructi	on status	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store 1	No		
2	MULTD	F4	$\mathbf{F0}$	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	<b>F4</b>	0	R1	8	19		Store3	Yes	64	Mult1
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	<b>F4</b>	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
19	64	Fu	Load3		Mult1						

Instructi	on status	s:				Exec	Write				
ITER	Instructi	.on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R1	8	19	20	Store3	Yes	64	Mult1
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name _	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	64	Fu	Load3		Mult1						