

9 Sept

TUTORIAL - 1

(U19CS012)

(COMPUTER ORGANISATION) (CO)

[comp. = complement]

1> (d) 00101

11010 $\xrightarrow{1's \text{ comp.}}$ 00101

2> (a) True (2's comp. = 1's comp. + 1)

3> (b) Binary Numbers (binary equivalent's of decimal numbers)

4> (b) Booth's Algorithm

5> (d) Multiplier (a (Multiplicand) * b (multiplier))

6> (A) 6

M \rightarrow (-2)
Q \rightarrow (-3)

Register size = 4 bits

= + (Product)

M 0010

1's 1101

2's $\xrightarrow{+}$ 1110

Q 0011

1's 1100

2's $\xrightarrow{+}$ 1101

M \rightarrow (-2)₁₀ $\xrightarrow{2's \text{ comp.}}$ (1110)₂

-M \rightarrow (2)₁₀ \rightarrow (0010)₂

Q \rightarrow (-3)₁₀ \rightarrow (1101)₂

AC	Q ₀	Q ₋₁	operation
0000	1101	0	i) AC = AC - M
0010	1101	0	0000 + 0010 (0010) ₂
0001	0110	1	ii) ASR

(Reserved)

AC	Q	Q_{-1}	Operation
2 nd → 0001	0110	1 Cold	(i) $AC = AC + M$ 0001 + 1110 ———— (1111) ₂
1111 ↙ ↘ 1111	0110 ↙ ↘ 1011	1 0	(ii) ASR
3 rd → 0001	1011	0	(i) $AC = AC - M$ 0001 - 1110 ———— X0001
0000 ↙ ↘ 0000	1101	1	(Discard carry) (ii) ASR
4 th step → 0000	0110	1	(i) ASR
Ans is (0000 0110) ₂			= (6) ₁₀

7.) (c) -21

$$(-7)_{10} \times (3)_{10}$$

register bits = 5

$$\begin{array}{rcl}
 M & \rightarrow & (-7)_{10} \rightarrow (11001)_2 \\
 -M & \rightarrow & (7)_{10} \rightarrow (00111)_2 \\
 Q & + & (3)_{10} \rightarrow (00011)_2
 \end{array}$$

AC	Q	Q_{-1}	Operation
Step 1 → 00000	00011	0	(i) $AC = AC - M$ 00000 + 00111 ———— (00111) ₂
00111 ↙ ↘ 00011	00011 ↙ ↘ 10001	0 1	

AC	Q	Q-1	Operation
Step 2:			(i) ASR
0 0001	1100 ⁰	1	
Step 3:			(i) $AC = AC + M$
11010 ↓↘	11000 ↓	1	0000 ⁰ 1 + 11001
11101 ↓↘	0110 ⁰ ↑	0	11010 (ii) A.S.R.
Step 4:			(i) ASR
11110 ↓↘	1011 ⁰ ↑	0	
Step 5:			(i) ASR
11111	01011	0	

$2^5 \downarrow$
 $(11111\ 01011)_2$
 1^5
 $00000\ 10100$
 $+ \quad \quad \quad 1$
 2^5
 $(00000\ 10101)$ ← Final Ans
 $11\ 8\ 4\ 2\ 1\ 2$
 $-7 \times 3 = \boxed{-21} = (00000\ 10101)_2$

$-7 \times 3 = (-ve)$
 \downarrow
 2^5 comp.

8. > Difference between Shift Right and Arithmetic shift right
 (Logical) (Most Significant Bit)


(A) Logical Shift Right: Shifting the bits to the right and MSB becomes 0.

Example: Logical shift right (n) 10110101
 $(n \gg 1)$ 01011010

(B) Arithmetic Right Shift : means shifting the bits to right and MSB (most significant Bit) is same as MSB of original number.

Eg: 10110101 $\xrightarrow{\text{MSB}}$ 1 1011010

9.7 Booth's Flowchart



Q_0 = last bit of Q
 AC = Accumulator

- ① Initialise condⁿ for AC, Q_{-1} , find, $M, -M, Q$
- ② Check condⁿ $Q_0 \quad Q_{-1}$
 - $\begin{matrix} \nearrow 10 \rightarrow AC = AC - M \\ \rightarrow 00/11 \\ \searrow 01 \rightarrow AC = AC + M \end{matrix}$

3 cases acc. to flowchart.
- ③ A.S.R of AC, Q, Q_{-1} & decrement count
- ④ if count = 0 \rightarrow End otherwise continue

10. > (A) 7×5 $n = 4$ = size of register

$$= (35)_{10}$$

$$M = \text{binary of } (7)_{10} = (0111)_2$$

$$0111$$

$$Q = (5)_{10} = (0101)_2$$

$$1's \ 1000$$

$$-M = (-7)_{10} = (1001)_2$$

$$+ \underline{1}$$

$$2's \ (1001)$$

AC	Q	Q-1	operation
(step 1)			
0000	010①	①	(i) $AC = AC - M$
			0000
1001	0101	0	+ 1001
↙			(1001) ₂
1100	101①	①	(ii) A.S.R.

Step 2:			(i) $AC = AC + M$
0011	1010	1	①
↙			1100
0001	110①	①	+ 0111
			X0011
			(ii) A.S.R.

Step 3:			
1010	1101	0	(i) $AC = AC - M$
↙			①
1101	011①	①	0001
			+ 1001
			1010
			(ii) A.S.R.

Step 4:			(i) $AC = AC + M$
0100	0110	1	① ①
↙	↙		① 1101
0010	0011	0	+ 0111
			X0100

$$\text{ANS: } (00100011)_2 = (35)_{10}$$

(neglect carry)

(iii) A.S.R.

10. > (8) (3) * (-6)

n = 4 bits

= (-18)₁₀

M = (3)₁₀ = (0011)₂

-M = (-3)₁₀ = (1101)₂

(-6)₁₀ = (1010)₂

$$\begin{array}{r} 6 \quad 0110 \\ 1's \quad 1001 \\ \hline (2's) \quad 1010 \end{array}$$

$$\begin{array}{r} 0011 \\ 1's \quad 1100 \\ \hline + \quad 1101 \end{array}$$

AC	Q	Q ₋₁	Operation
(Step 1) 0000 ↓	10(0)	(0)	(i) ASR
0000	010(1) ↑	(0) ↑	
(Step 2) 1101 ↓	0101	0	(i) AC = AC - M 0000 0011 + 1101 (1101) ₂
1110	101(0) ↑	(1) ↑	(ii) A.S.R.
(Step 3) 0001 ↓	1010	1	(i) AC = AC + M 0001 + 0011 X0001 (neglect carry)
0000	110(1) ↑	(0) ↑	(ii) A.S.R.
(Step 4) 1101 ↓	1101	0	(i) AC = AC - M 0000 + 1101 (1101) ₂
1110	1110	1	(ii) A.S.R.

(+) * (-n) = (-n) (1110 1110) (-n number)

1's 0001 0001

+ 1

(0001 0010)₂ = (-n)(18)₁₀

Ans: (3)₁₀ * (-6)₁₀ = (-18)₁₀

10. > (c) $(-2) \times (4)$

$n = 4$ bits

0010

$M = (-2)_2 = (1110)_2$

$1's \ 1101$

$+ \quad \quad \quad 1$

$-M = (2)_2 = (0010)_2$

$2's \ 1110$

$Q = (4)_2 = (0100)_2$

	AC	Q	Q-1	Operations
(Step 1)	0000	0100	0	
	\searrow	\uparrow	\uparrow	(i) A.S.R.
	0000	0010	0	
	\searrow	\uparrow	\uparrow	
(Step 2)	0000	0001	0	(i) A.S.R.
		\uparrow	\uparrow	
	0010	0001	0	(ii) $AC = AC - M$
	\searrow			0000
	0001	0000	0	$+ \ 0010$
				(0010)
	0001	0000	1	(ii) A.S.R.
		\uparrow	\uparrow	
(Step 3)	1111	0000	1	(i) $AC = AC + M$
	\searrow			0001
	1111	1000	0	$+ \ 1110$
				(1111)
	1111	1000	0	(ii) A.S.R.
	\searrow	\uparrow	\uparrow	
Step 4	1111	1100	0	(i) A.S.R.

$(+ve) \times (-ve) = (-ve)$

$(1111 \ 1100)$ $(-ve)$

$1's \ (0000 \ 0011)$

$+ \quad \quad \quad 1$

$(0000 \ 0100) = (-8)_{10}$

Ans: $(-2) \times (4) = (-8)_{10}$

$\Rightarrow n = 4 \text{ bits} : \text{no. of registers}$

0011

$$-M = (5)_{10} = (0101)_2$$

12 1100

$$Q = (-3)_{10} = (1101)_2$$

$$\begin{array}{r} + \quad \quad \quad 1 \\ \hline 2's \quad 1101 \end{array}$$

(i) A.S.R

$$(0000 \overset{8}{1} \overset{4}{1} \overset{2}{1} \overset{1}{1})_2 = \text{the } (15)_{10}$$

Ans: $(-5) \times (-3) = (15)_{10}$

U19C5012 (D-12)