



# DELD ASSIGNMENT 6 (UACSO12)

Q1.7

Input waveform:



$$V_A = V_{\text{input}} - 0.7 \text{ (forward voltage of Si diode)}$$

$$= (20 - 0.7) \text{ V}$$

$$= 19.3 \text{ V}$$

Applying Voltage division Rule,

$$V_o = V_A \times \frac{(2.2 \text{ k}\Omega)}{(2.2 + 1.8 \text{ k}\Omega)}$$

$$(2.2 + 1.8 \text{ k}\Omega)$$

$$= 19.3 \times \left( \frac{2.2}{4} \right) = \boxed{10.615 \text{ V}}$$

In Forward Bias  $\rightarrow$  (short circuit)


Reverse Bias  $\rightarrow$  (open circuit)  $\Rightarrow i = 0 \Rightarrow$  No drop across resistor  $2.2 \text{ k}\Omega$

[follows input waveform]

Positive half cycle  $\uparrow$   $V_o = 10.615 \text{ V}$  at  $V_{\text{in}} = 20 \text{ V}$

Negative half cycle  $V_o = 0 \text{ V}$  [Negative clipper]


Expected Output Waveform:





(U19CS012)

2.7



CASE 1: Voltage at ① & ② is 10V

$$V_1 = 10 \quad V_2 = 10$$

∴ Circuit becomes open (∵ Both  $D_1$  &  $D_2$  are in reverse bias)

Hence no current flows through resistor

∴ No voltage drop across  $1k\Omega$  resistor

$$[V_0 = 10V]$$

CASE 2: Either  $V_1 = 0V$  &  $V_2 = 10V$

CASE 3:

$$V_1 = 0V \quad V_2 = 0V$$

Due to one volt = 0V, the

Both are grounded

Diode becomes Forward bias & acts as

∴  $D_1$  &  $D_2$  both forward

short circuit,

[ $V_1$  &  $V_2$  are connected

biased

$$[V_0 = 0V]$$

to ground)  
i.e.  $V_1 = 0V$

$$[V_0 = 0V]$$

Truth Table (Theoretical)

INPUTS		OUTPUT (in volts)
1 (volt)	2 (volt)	
0 (0)	0 (0)	0 (0)
10 (1)	0 (0)	0 (0)
0 (0)	10 (1)	0 (0)
10 (1)	10 (1)	10 (1)

Therefore, Above circuit = AND Logic Gate




(Q3)

UI9CS012


(A) Negative Clipper

$$\begin{cases} V_i > 0 & [V_o = V_i - 0.7] \\ V_i < 0 & V_o = 0 \end{cases}$$



(B) Positive Clipper


$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i + 7 \end{cases}$$



(C) Negative Clipper with Bias - I


(1.2 + 0.7)

$$\begin{cases} V_i > 0 & V_o = V_i - 1.9 \\ V_i < 0 & V_o = 0 \end{cases}$$




(D) Negative Clipper with Bias - II

$$\begin{cases} V_i > 0 & V_o = V_i + 1.2 - 0.7 = V_i + 0.5 \\ V_i < 0 & V_o = 0 \end{cases}$$




(E) Positive Clipper with Bias - I

$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i - 0.5 \end{cases}$$



(F) Positive Clipper with Bias - II

$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i + 1.9 \end{cases}$$






(U19CS012)

Q4.7

(A)




$V_i =$  symmetrical sine wave

$[V_{peak} > V_R]$

(I) During Positive half cycle  $(\frac{\pi}{2} \text{ volt})$

$\therefore$  Diode  $D1$  will be in


reverse bias  $[V_b = -ve \text{ \& } V_a = +ve]$



therefore no current will flow


(II) During Negative half cycle (after  $\frac{\pi}{2} \text{ V}$ )

The Diode  $D1$  behaves as



$\therefore [V_o = V_i]$

Predicted Output:




Transfer characteristics

①  $V_i \geq -V_R \quad | \quad V_o = -V_R$


②  $V_i < -V_R \quad | \quad V_o = V_i$

$[V_o = V_i]$





(B)



(I) Case I:  $V_i > V_R$

p side of diode will be at higher potential than n side,

So Diode is Forward Biased.

So Diode will be short-circuited

$$\therefore [V_o = V_i]$$


(II) Case II:  $V_i < V_R$

p side of Diode will be at low potential than n side

So Diode is Reverse biased

Diode is Open-circuit

$\therefore [V_o = V_R]$



Transfer characteristics of circuit