

Computer Organization

Instruction Set Architecture


B.Tech. II (CSE)

Instruction Set Architecture

■ C code

A=b+c;

D=e+f;




Compiler

■ Assembly Code

Add \$s3, \$s2, \$s1

Add \$s7, \$s5, \$s6



Encoding straight
forward

■ Machine Code

...0...1..

...0...1..

Instruction Set Architecture

■ C code

A=b+c;

D=e+f;

Machine
Independent

■ Assembly Code

Add \$s3, \$s2, \$s1

Add \$s7, \$s5, \$s6

Compiler

Encoding straight
forward


Machine
Dependent

Defines
Machine

■ Machine Code

...0...1..

...0...1..



Instruction Set Architecture

■ C code

A=b+c;

D=e+f;



MIPS

The diagram illustrates the translation of C code to different instruction set architectures. It features three arrows originating from the C code and pointing to MIPS, X86, and ARM. Each arrow is composed of two parallel lines, with the front line ending in a triangular arrowhead. The MIPS arrow points down and to the left, the X86 arrow points down and slightly to the left, and the ARM arrow points down and to the right.

X86

ARM

Instruction Set Architecture

■ C code

A=b+c;

D=e+f;

MIPS
Instruction
Set

MIPS

Assembly
code

X86
Instruction
Set

X86

Assembly
Code

ARM
Instruction Set

ARM

Assembly
Code

Instruction Set Architecture

■ Assembly Code

Add \$s3, \$s2, \$s1

Add \$s7, \$s5, \$s6

Instruction set is the interface
between hardware and
software

Instruction Set Design

- Central part of any system design
- Allows abstraction, independence


Why?

- Early days, new computer having its own new set of instructions
- Needed to allow backward compatibility

Topics

- Instruction Set Architecture
- Key of ISA using MIPS
 - ✱ Design Principles
 - ✱ Instructions
 - ✱ Instruction formats
 - ✱ Addressing modes


ISA



ISA or Instruction Set

- The level - between the high-level languages and the hardware
- When new hardware architecture comes along ...
 - ✱ Can add new features to exploit new hardware capabilities
 - ✱ Need to maintain backward compatibility

ISA



ISA-level code is what a compiler outputs

ISA

- ISA-level code is what a compiler outputs
- Compiler writer needs to know
 - ✱ Memory model
 - ✱ Types of registers are available
 - ✱ What instructions are available
 - Instruction formats
 - Opcodes
 - ✱ Exceptional conditions

ISA

- An ISA includes a specification of the set of opcodes (machine language), the native commands implemented by a particular processor
- Related to programming includes
 - ✱ Native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception handling, and external I/O

ISA

- Distinguished from the microarchitecture
 - ✱ MAL which is the set of processor design techniques used to implement the instruction set
- Computers with different microarchitectures can share a common instruction set
- For example:
 - ✱ The [Intel](#) The Intel [Pentium](#) The Intel Pentium and the [AMD](#) The Intel Pentium and the AMD [Athlon](#) The Intel Pentium and the AMD Athlon implement nearly identical versions of the [x86](#) instruction set, but have radically different internal designs

ISA

■ Stored Program Concept

✱ Fetch & Execute Cycle

- Instructions are ***fetched*** and put into a special register
- Bits in the register ***control*** the *subsequent actions* (= *execution*)
- Fetch the next instruction and ***repeat***

■ Instructions

✱ Encoded in binary, called machine code

Opcode	Operand Reference	Operand Reference
--------	-------------------	-------------------

ISA Instructions

- More primitive than higher level languages,
 - ✱ e.g., no sophisticated control flow such as *while* or *for* loops
- Different computers have different instruction sets
 - ✱ But with many aspects in common
- Computers have very simple instruction sets
 - ✱ Makes the Implementation Simple

Instruction Set

- The complete collection of instructions that are understood by a CPU
 - ✱ Can be considered as a functional spec for a CPU
 - Implementing the CPU in large part is implementing the machine instruction set
- Machine Code is rarely used by humans
 - ✱ Binary numbers / bits
 - ✱ Usually represented by human readable assembly codes
 - ✱ In general, one assembler instruction equals one machine instruction

Elements of an Instruction

- Operation code (Op code)
 - ✱ Do this
- Source Operand reference
 - ✱ To this
- Result Operand reference
 - ✱ Put the result here
- Next Instruction Reference
 - ✱ When you have done that, do this...
 - ✱ Next instruction reference often implicit (sequential execution)

Operands

- Main memory (or virtual memory or cache)
 - ✱ Requires address
- CPU register
- I/O device
 - ✱ Several forms:
 - Specify I/O module and device
 - Specify address in I/O space
 - Memory-mapped I/O just another memory address

Sample Instruction Format



Key of ISA

Operations

- What operations are provided??

Operands

- How many? how big?
- How are memory addresses computed?

How many registers?

Where do operands reside?

- e.g., can you add contents of memory to a register?

Instruction length

- Are all instructions of the same length?

Instruction format

- Which bits designate for what purpose??

Operations OR Instruction Types

- Data processing
 - ✱ Arithmetic and logical instructions
- Data storage (main memory)
- Data movement (I/O)
- Program flow control
 - ✱ Conditional and unconditional branches
 - ✱ Call and Return

ISA Architecture Types

Classification according to,

- Type of INTERNAL STORAGE in CPU
- Type and no. of OPERANDS

ISA Architecture Types

- In the CPU, type of INTERNAL STORAGE is the most basic differentiation in ISA
 - ✱ Stack, Accumulator or Set of registers
- Accordingly architectures are named:
 - ✱ Stack architecture
 - ✱ Accumulator architecture
 - ✱ Register architecture

ISA Architecture Types

- Operands may be named explicitly or implicitly
 - ✱ Stack architecture
 - Implicitly on the top of the stack
 - ✱ Accumulator architecture
 - One operand is implicitly the accumulator
 - ✱ General-purpose register architectures
 - Only explicit operands—either registers or memory locations
 - Operands may be accessed directly from memory or may need to be first loaded into temporary storage, depending on the class of instruction and choice of specific instruction

ISA

- Classification of Register Architecture according to the type of operands
 - ✱ Load-store or register-register machines
 - With no memory reference per ALU instruction
 - ✱ Register-memory
 - Instructions with one memory operands per typical ALU instruction
 - ✱ Memory-memory
 - Instructions with one or more than one memory operand

ISA ISA Architecture Types

- Code $C=A+B$,
- On these three classes of instruction sets where A, B and C all belong in Memory

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store

ISA ISA Architecture Types

- Code $C=A+B$,
- On these three classes of instruction sets where A, B and C all belong in Memory

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C			

ISA ISA Architecture Types

- Code $C=A+B$,
- On these three classes of instruction sets where A, B and C all belong in Memory

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C		

ISA

Classes of register architecture

3.1 Register-memory architecture

Can access memory as part of any instruction

3.2 Load-store or register-register architecture

3.3 Memory-memory architecture

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	

ISA

Classes of register architecture

3.1 Register-memory architecture

Can access memory as part of any instruction

3.2 Load-store or register-register architecture

Can access memory only with load and store instructions

3.3 Memory-memory architecture

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	Load R1, A Load R2, B Add R3, R1, R2 Store C, R3

ISA

- Third class of register architecture

3.3 Memory-Memory architecture

- Keeps all operands in memory
- **Not found in today's machines**

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	Load R1, A Load R2, B Add R3, R1, R2 Store C, R3

ISA

General Two classes of Register Architecture

3.1 Register-memory architecture

- Can access memory as part of any instruction

3.2 Load-store or register-register architecture

- Can access memory only with load and store instructions

1. Stack	2. Accumulator	3. Register	
		Register-Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	Load R1, A Load R2, B Add R3, R1, R2 Store C, R3

Utilized in today's machine

ISA

- Example Code $(A*B)-(C*D)-(E*F)$
- On a stack architecture
 - ✱ Must be evaluated left to right, unless special operations or swaps of stack positions are done
 - ✱ A stack cannot be accessed randomly
- On an accumulator architecture
 - ✱ Creating lots of bus traffic
- On a register architecture
 - ✱ May be evaluated by multiplying in any order, which may be **more efficient** because of the location of the operands or because of pipelining

ISA

- Most Early Machines used
 - ✱ Stack or Accumulator-style architectures
 - ✱ Dedicating components / registers for special uses
 - Less number of general-purpose registers
 - Trying to allocate variables to registers will not be profitable

ISA-Load-Store Reg. Architecture

- Machines designed after 1980 uses a load-store register arch., the registers are used for variables
 - ✱ To reduce memory traffic
 - ✱ To speed up the program
 - As registers are **faster** than memory
 - ✱ To improve the code density
 - **Fewer bits** are needed to represent the register than the memory location
- Registers are **easier for a compiler to use and can be used more effectively** than other forms of internal storage

ISA-Load-Store Reg. Architecture

- How many registers are sufficient?
 - ✱ Answer depends on how they are used by the compiler
- Most compilers reserve
 - Some registers for expression evaluation
 - Some for parameter passing
 - Remainder to be allocated to hold variables

ISA

- GPR's major concern-the no. of operands for a typical arithmetic or logical instruction
 1. Whether **ALU instruction has two or three operands**
 - 3-operand instruction format
 - Instruction contains a result and two source operands
 - 2-operand instruction format
 - One of the operands is both a source and a result for the operation
 2. **How many of the operands may be memory addresses in ALU instructions**
 - May vary from none to three

ISA

- Summary of Classification of Architectures according to the type of operands

ISA – GPR Architecture

1) Register-register (0-Memory + 3-Reg = Total 3)

✱ Advantage

- Simple, fixed-length instruction encoding
- Simple code-generation model
- Instructions take similar numbers of clocks to execute

✱ Disadvantage

- Higher instruction count than architectures having memory references in instructions
- Some instructions are short and bit encoding may be wasteful

✱ Example - SPARC, MIPS, PowerPC, ALPHA

ISA – GPR Architecture

2) Register – memory (1- Memory + 1-Reg= Total 2)

- ✱ Advantage

- Data can be accessed without loading first
- Instruction format tends to be easy to encode and yields good density

- ✱ Disadvantage

- Operands are not equivalent since a source operand in a binary operation is destroyed
- Encoding a register number and a memory address in each instruction may restrict the number of registers
- Clocks per instruction varies by operand location

- ✱ Example - Intel 80x86, Motorola 68000

ISA – GPR Architecture

3) Memory-memory (3-Memory + 0-Reg = Total-3)

✱ Advantage

- Most compact
- Doesn't waste registers for temporaries

✱ Disadvantage

- Large variation in instruction size, especially for three-operand instructions
- Also, large variation in work per instruction
- Memory accesses create memory bottleneck

✱ Example - VAX

ISA

- Summary, In general,
 - ✱ Machines with **fewer alternatives** make the **compiler's task simpler** since there are fewer decisions for the compiler to make
 - ✱ Machines with a **wide variety** of flexible instruction formats **reduce the number of bits** required to encode the program
 - ✱ A machine that uses a small number of bits to encode the program is said to have good instruction density—a smaller number of bits do as much work as a larger number on a different architecture
 - ✱ The no. of registers also affects the instruction size

Operands

- How many operands are supported?
 - ✱ 3 operands
 - ✱ 2 operands
 - ✱ 1 operand
 - ✱ 0 operand

No. of Operands

- 3 operands
 - ✱ Operand 1, Operand 2, Result
 - ✱ $a = b + c;$
 - ✱ `add ax, bx, cx`
 - ✱ May be a fourth address - next instruction (usually implicit)[not common]
- Instructions are long because 3 or more operands have to be specified

No. of Operands

■ 2 Operands

- ✱ One address doubles as operand and result
- ✱ $a = a + b$
- ✱ `add ax, bx`
- ✱ Reduces length of instruction over 3-address format
- ✱ Requires some extra work by processor
- ✱ Temporary storage to hold some results

No. of Operands

- 1 Operand
 - ✱ Implicit second address
 - ✱ Usually a register (accumulator)
 - ✱ Common on early machines
- Used in some Intel x86 instructions with implied operands
 - ✱ `mul ax`
 - ✱ `idiv ebx`

No. of Operands

- 0 (zero) Operand
 - ✱ All addresses implicit
 - ✱ Uses a stack- X87 example $c = a + b$:
 - push a
 - push b
 - fadd //a+b, pop stack
 - store and pop c
- Can reduce to 3 instructions:
 - ✱ push a
 - ✱ push b
 - ✱ faddp c ; //add and pop

Computation of $Y = (a-b) / (c + (d * e))$

- Three Operands instructions
- Two Operands instructions
- One Operand instructions

Computation of $Y = (a-b) / (c + (d * e))$

- Three Operands instructions

- ✱ `sub y,a,b`
- ✱ `mul t,d,e`
- ✱ `add t,t,c`
- ✱ `div y,y,t`

- Two Operands instructions

- ✱ `mov y,a`
- ✱ `sub y,b`
- ✱ `mov t,d`
- ✱ `mul t,e`
- ✱ `add t,c`
- ✱ `div y,t`

Computation of $Y = (a-b) / (c + (d * e))$

- One Operand instructions

- ✱ load d
- ✱ mul e
- ✱ add c
- ✱ store y
- ✱ load a
- ✱ sub b
- ✱ div y
- ✱ store y

How Many Operands?

■ More Operands

- ✱ More complex instructions
- ✱ More registers
 - Inter-register operations are quicker
- ✱ Fewer instructions per program
- ✱ More complexity in processor

■ Fewer Operands

- ✱ Less complex instructions
- ✱ One address format however limits you to one register
- ✱ More instructions per program
- ✱ Less complexity in processor
 - Faster fetch/execution of instructions

Memory Organization

- Viewed as a large single-dimension array with access by *address*
- A memory address is an *index* into the memory array
- Two views of Memory
 - * Byte Addressing
 - The index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte
 - * Word Addressing

0	8 bits of
1	data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data


...

Memory Organization

- How many bytes (8 bits) and words (32 bits) can be accessed for 4 GB Memory?
 - ✱ 2^{32} bytes with byte addresses from 0 to $2^{32}-1$
 - ✱ 2^{30} words with byte addresses 0, 4, 8, ... $2^{32}-4$
 - Words are *aligned*


Memory Organization

- Why Word alignment ?
 - ✱ Memories operate more efficiently this way
- Consider 8-byte (64-bit) words



Aligned 8-byte
word at address 8

(a)



Nonaligned 8-byte
word at address 12

(b)

Memory Organization

- Bytes in a word can be numbered in two ways:
 - ✱ Big Endian
 - Most-significant byte at least address of a word
 - MIPS is Big Endian
 - ✱ Little Endian
 - Least-significant byte at least address
 - ? Is Little Endian

Memory Organization

- Example: Store the number 12 in 32 bits

There will be 28 zeroes and then 1100

(MSB) 00000000 00000000 00000000 00001100 (LSB)

	Big-endian	Little-endian
Byte 0:	0000 0000	0000 1100
1:	0000 0000	0000 0000
2:	0000 0000	0000 0000
3:	0000 1100	0000 0000

The big-endian system 1100 is in **byte 3**

The little-endian system 1100 is in **byte 0**

ISA

- Example ISA's:
 - ✱ Digital's VAX (1977)
 - ✱ Intel's x86 (1978), but successful (IBM PC)
 - ✱ MIPS – focus of text, used in assorted machines
 - ✱ PowerPC – used in Mac's, IBM supercomputers, ...
- VAX and x86 are CISC (“Complex Instruction Set Computers”)
 - ✱ Started in 70's
- MIPS and PowerPC are RISC (“Reduced Instruction Set Computers”)
 - ✱ Almost all machines of 80's and 90's are RISC
 - Including VAX's successor, the DEC Alpha

RISC vs. CISC

RISC

- Instructions in Instruction set of processor are simple and few in number
- Instructions to access memory
 - only **LOAD/STORE**
- Instruction length - Fixed
- Addressing modes - Few
- Complexity in compiler
- Achieves shorten execution time by reducing the *clock cycles per instruction* (i.e. simple instructions take less time to interpret)

CISC

- Many complex instructions
- Instructions to access memory - many instructions can access
- Instruction length - Variable
- Addressing modes - Many
- Complexity in microcode
- Achieves shorten execution time by reducing the number of instructions per program

And many more as discussed in class...