
FIGURE 5-1 General digital system diagram.



to produce various outputs, some of which are used to determine the binary values to be stored in the memory elements. The outputs of some of the memory elements, in turn, go to the inputs of logic gates in the combinational circuits. This process indicates that the external outputs of a digital system are functions of both its external inputs and the information stored in its memory elements.

The most important memory element is the **flip-flop**, which is made up of an assembly of logic gates. Even though a logic gate, by itself, has no storage capability, several can be connected together in ways that permit information to be stored. Several different gate arrangements are used to produce these flip-flops (abbreviated FF).

Figure 5-2(a) is the general type of symbol used for a flip-flop. It shows two outputs, labeled Q and \overline{Q} , that are the inverse of each other. Q/\overline{Q} are the most common designations used for a FF's outputs. From time to time, we will use other designations such as X/\overline{X} and A/\overline{A} for convenience in identifying different FFs in a logic circuit.

The Q output is called the *normal* FF output, and \overline{Q} is the *inverted* FF output. Whenever we refer to the state of a FF, we are referring to the state of its normal (Q) output; it is understood that its inverted output (\overline{Q}) is in the opposite state. For example, if we say that a FF is in the HIGH (1) state, we mean that Q=1; if we say that a FF is in the LOW (0) state, we mean that Q=0. Of course, the \overline{Q} state will always be the inverse of Q.

The two possible operating states for a FF are summarized in Figure 5-2(b). Note that the HIGH or 1 state $(Q=1/\overline{Q}=0)$ is also referred to as the **SET** state. Whenever the inputs to a FF cause it to go to the Q=1 state, we call this *setting* the FF; the FF has been set. In a similar way, the LOW or




FIGURE 5-2 General flip-flop symbol and definition of its two possible output states.

0 state $(Q=0/\overline{Q}=1)$ is also referred to as the **CLEAR** or **RESET** state. Whenever the inputs to a FF cause it to go to the Q=0 state, we call this *clearing* or *resetting* the FF; the FF has been cleared (reset). As we shall see, many FFs will have a **SET** input and/or a **CLEAR** (**RESET**) input that is used to drive the FF into a specific output state.

As the symbol in Figure 5-2(a) implies, a FF can have one or more inputs. These inputs are used to cause the FF to switch back and forth ("flip-flop") between its possible output states. We will find out that most FF inputs need only to be momentarily activated (pulsed) in order to cause a change in the FF output state, and the output will remain in that new state even after the input pulse is over. This is the FF's *memory* characteristic.

The flip-flop is known by other names, including *latch* and *bistable multivibrator*. The term *latch* is used for certain types of flip-flops that we will describe. The term *bistable multivibrator* is the more technical name for a flip-flop, but it is too much of a mouthful to be used regularly.


5-1 NAND GATE LATCH

The most basic FF circuit can be constructed from either two NAND gates or two NOR gates. The NAND gate version, called a **NAND** gate latch or simply a latch, is shown in Figure 5-3(a). The two NAND gates are cross-coupled so that the output of NAND-1 is connected to one of the inputs of NAND-2, and vice versa. The gate outputs, labeled Q and \overline{Q} , respectively, are the latch outputs. Under normal conditions, these outputs will always be the inverse of each other. There are two latch inputs: the SET input is the input that $sets\ Q$ to the 1 state; the RESET input is the input that $resets\ Q$ to the 0 state.

The SET and RESET inputs are both normally resting in the HIGH state, and one of them will be pulsed LOW whenever we want to change the latch outputs. We begin our analysis by showing that there are two equally likely output states when SET = RESET = 1. One possibility is shown in Figure 5-3(a), where we have Q=0 and $\overline{Q}=1$. With Q=0, the inputs to NAND-2 are 0 and 1, which produce $\overline{Q}=1$. The 1 from \overline{Q} causes NAND-1 to have a 1 at both inputs to produce a 0 output at Q. In effect, what we have is the LOW at the NAND-1 output producing a HIGH at the NAND-2 output, which, in turn, keeps the NAND-1 output LOW.

The second possibility is shown in Figure 5-3(b), where Q=1 and $\overline{Q}=0$. The HIGH from NAND-1 produces a LOW at the NAND-2 output, which, in turn, keeps the NAND-1 output HIGH. Thus, there are two possible output states when SET = RESET = 1; as we shall soon see, the one that actually exists will depend on what has occurred previously at the inputs.

FIGURE 5-3 A NAND latch has two possible resting states when SET = RESET = 1.



Setting the Latch (FF)

Now let's investigate what happens when the SET input is momentarily pulsed LOW while RESET is kept HIGH. Figure 5-4(a) shows what happens when Q=0 prior to the occurrence of the pulse. As SET is pulsed LOW at time t_0 , Q will go HIGH, and this HIGH will force \overline{Q} to go LOW so that NAND-1 now has two LOW inputs. Thus, when SET returns to the 1 state at t_1 , the NAND-1 output *remains* HIGH, which, in turn, keeps the NAND-2 output LOW.




FIGURE 5-4 Pulsing the SET input to the 0 state when (a) Q = 0 prior to SET pulse; (b) Q = 1 prior to SET pulse. Note that, in both cases, Q ends up HIGH.

Figure 5-4(b) shows what happens when Q=1 and $\overline{Q}=0$ prior to the application of the SET pulse. Since $\overline{Q}=0$ is already keeping the NAND-1 output HIGH, the LOW pulse at SET will not change anything. Thus, when SET returns HIGH, the latch outputs are still in the Q=1, $\overline{Q}=0$ state.

We can summarize Figure 5-4 by stating that a LOW pulse on the SET input will always cause the latch to end up in the Q=1 state. This operation is called *setting* the latch or FF.

Resetting the Latch (FF)

Now let's consider what occurs when the RESET input is pulsed LOW while SET is kept HIGH. Figure 5-5(a) shows what happens when Q=0 and $\overline{Q}=1$




FIGURE 5-5 Pulsing the RESET input to the LOW state when (a) Q = 0 prior to RESET pulse; (b) Q = 1 prior to RESET pulse. In each case, Q ends up LOW.

prior to the application of the pulse. Since Q=0 is already keeping the NAND-2 output HIGH, the LOW pulse at RESET will not have any effect. When RESET returns HIGH, the latch outputs are still Q=0 and $\overline{Q}=1$.

Figure 5-5(b) shows the situation where Q=1 prior to the occurrence of the RESET pulse. As RESET is pulsed LOW at t_0 , \overline{Q} will go HIGH, and this HIGH forces Q to go LOW so that NAND-2 now has two LOW inputs. Thus, when RESET returns HIGH at t_1 , the NAND-2 output *remains* HIGH, which, in turn, keeps the NAND-1 output LOW.

Figure 5-5 can be summarized by stating that a LOW pulse on the RESET input will always cause the latch to end up in the Q=0 state. This operation is called *clearing* or *resetting* the latch.

Simultaneous Setting and Resetting

The last case to consider is the case where the SET and RESET inputs are simultaneously pulsed LOW. This will produce HIGH levels at both NAND outputs so that $Q=\overline{Q}=1$. Clearly, this is an undesired condition because the two outputs are supposed to be inverses of each other. Furthermore, when the SET and RESET inputs return HIGH, the resulting output state will depend on which input returns HIGH first. Simultaneous transitions back to the 1 state will produce unpredictable results. For these reasons the SET = RESET = 0 condition is normally not used for the NAND latch.


Summary of NAND Latch

The operation described above can be conveniently placed in a function table (Figure 5-6) and is summarized as follows:

- 1. SET = RESET = 1. This condition is the normal resting state, and it has no effect on the output state. The Q and \overline{Q} outputs will remain in whatever state they were in prior to this input condition.
- 2. SET = 0, RESET = 1. This will always cause the output to go to the Q = 1 state, where it will remain even after SET returns HIGH. This is called *setting* the latch.
- 3. SET = 1, RESET = 0. This will always produce the Q = 0 state, where the output will remain even after RESET returns HIGH. This is called *clearing* or *resetting* the latch.
- 4. SET = RESET = 0. This condition tries to set and clear the latch at the same time, and it produces $Q = \overline{Q} = 1$. If the inputs are returned to 1 simultaneously, the resulting state is unpredictable. This input condition should not be used.

FIGURE 5-6 (a) NAND latch; (b) function table.





Set	Reset	Output
1	1	No change
0	1	Q = 1
1	0	Q = 0
0	0	Invalid*

*Produces $Q = \overline{Q} = 1$.


(b)

Alternate Representations

From the description of the NAND latch operation, it should be clear that the SET and RESET inputs are active-LOW. The SET input will set Q=1 when SET goes LOW; the RESET input will clear Q=0 when RESET goes LOW. For this reason, the NAND latch is often drawn using the alternate representation for each NAND gate, as shown in Figure 5-7(a). The bubbles on the inputs, as well as the labeling of the signals as \overline{SET} and \overline{RESET} , indicate the active-LOW status of these inputs. (You may want to review Sections 3-13 and 3-14 on this topic.)

Figure 5-7(b) shows a simplified block representation that we will sometimes use. The *S* and *R* labels represent the SET and RESET inputs, and the bubbles indicate the active-LOW nature of these inputs. Whenever we use this block symbol, it represents a NAND latch.

FIGURE 5-7 (a) NAND latch equivalent representation; (b) simplified block symbol.




Terminology

The action of *resetting* a FF or a latch is also called *clearing*, and both terms are used interchangeably in the digital field. In fact, a RESET input can also be called a CLEAR input, and a SET-RESET latch can be called a SET-CLEAR latch.

EXAMPLE 5-1

The waveforms of Figure 5-8 are applied to the inputs of the latch of Figure 5-7. Assume that initially Q = 0, and determine the Q waveform.

FIGURE 5-8 Example 5-1.



Solution

Initially, $\overline{\text{SET}} = \overline{\text{RESET}} = 1$ so that Q will remain in the 0 state. The LOW pulse that occurs on the $\overline{\text{RESET}}$ input at time T_1 will have no effect because Q is already in the cleared (0) state.