CPU CISC RISC None of these  The instruction set can have variable length instruction format primarily due to *  a varying number of operands varying length of opcodes both of these none of these  The addressing mode of branch instruction is known as *  Peseudo-Direct Addressing Mode Peseudo-Direct Addressing Mode none of these  The addressing mode of Jump instruction is known as *  1/1  Immediate Addressing Mode Pec-Relative Addressing Mode none of these  The addressing mode of Jump instruction is known as *  1/1  Immediate Addressing Mode Pe-Relative Addressing Mode Pe-Relative Addressing Mode Pe-Relative Addressing Mode Pe-Relative Addressing Mode Per-Relative Addressing Mode Relative Addressing Mode Processor *  The address calculation of branch instruction is done in which stage of MIPS multi cycle processor *  IF  ID  EX  MEM	A type of processor designed with more number of instructions, addressing 1 mode, address range and variable length instruction is called *	/1
RISC None of these  The instruction set can have variable length instruction format primarily due to *  varying number of operands varying length of opcodes both of these none of these  The addressing mode of branch instruction is known as *  I/1  Immediate Addressing Mode Pseudo-Direct Addressing Mode none of these  The addressing mode of Jump instruction is known as *  I/1  Immediate Addressing Mode Pc-Relative Addressing Mode Relative Addressing Mode	○ CPU	
The instruction set can have variable length instruction format primarily due to *  varying number of operands varying length of opcodes both of these none of these  The addressing mode of branch instruction is known as *  1/1 Immediate Addressing Mode Peseudo-Direct Addressing Mode PC-Relative Addressing Mode none of these  The addressing mode of Jump instruction is known as *  1/1 Immediate Addressing Mode none of these  The addressing mode of Jump instruction is known as *  1/1  Immediate Addressing Mode Pec-Relative Addressing Mode Pec-Relative Addressing Mode Pic-Relative Addressing Mode Pic-Relative Addressing Mode Pic-Relative Addressing Mode Relative Addressing Mode Pic-Relative Addressing Mode Relative Addressing Mode	© CISC	
The instruction set can have variable length instruction format primarily due to *  varying number of operands varying length of opcodes both of these none of these  The addressing mode of branch instruction is known as *  I/1  Immediate Addressing Mode Peseudo-Direct Addressing Mode none of these  The addressing mode of Jump instruction is known as *  I/1  Immediate Addressing Mode Pe-Relative Addressing Mode none of these  The addressing mode of Jump instruction is known as *  I/1  Immediate Addressing Mode Pec-Relative Addressing Mode Relative Addressing Mode Pec-Relative Addressing Mode Relative Addressing Mode	RISC	
varying number of operands     varying length of opcodes     both of these     none of these  The addressing mode of branch instruction is known as * 1/1  Immediate Addressing Mode     Pseudo-Direct Addressing Mode     PC-Relative Addressing Mode     none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode     Peseudo-Direct Addressing Mode     Peseudo-Direct Addressing Mode     Peseudo-Direct Addressing Mode     Pc-Relative Addressing Mode     Pc-Relative Addressing Mode     none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *      IF     ID     EX	None of these	
varying number of operands     varying length of opcodes     both of these     none of these  The addressing mode of branch instruction is known as * 1/1  Immediate Addressing Mode     Pseudo-Direct Addressing Mode     PC-Relative Addressing Mode     none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode     Peseudo-Direct Addressing Mode     Peseudo-Direct Addressing Mode     Peseudo-Direct Addressing Mode     Pc-Relative Addressing Mode     Pc-Relative Addressing Mode     none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *      IF     ID     EX		
varying length of opcodes both of these none of these none of these none of these  The addressing mode of branch instruction is known as * 1/1 Immediate Addressing Mode Pseudo-Direct Addressing Mode none of these  The addressing mode of Jump instruction is known as * 1/1 Immediate Addressing Mode Pseudo-Direct Addressing Mode Pseudo-Direct Addressing Mode Pc-Relative Addressing Mode Pc-Relative Addressing Mode Immediate Addressing Mode Pc-Relative Addressing Mode Immediate Addressing Mode Pc-Relative Addressing Mode Immediate Addres		)/1
both of these none of these  The addressing mode of branch instruction is known as * 1/1  Immediate Addressing Mode Pseudo-Direct Addressing Mode PC-Relative Addressing Mode none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode Pseudo-Direct Addressing Mode Pc-Relative Addressing Mode In none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF ID EX	varying number of operands	
onne of these  The addressing mode of branch instruction is known as * 1/1  Immediate Addressing Mode  Pseudo-Direct Addressing Mode  PC-Relative Addressing Mode  none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode  Pseudo-Direct Addressing Mode  Pseudo-Direct Addressing Mode  Pc-Relative Addressing Mode  PC-Relative Addressing Mode  none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF  ID  EX	varying length of opcodes	
The addressing mode of branch instruction is known as * 1/1  Immediate Addressing Mode  Pseudo-Direct Addressing Mode  PC-Relative Addressing Mode  none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode  Pseudo-Direct Addressing Mode  Pc-Relative Addressing Mode  PC-Relative Addressing Mode  none of these  The address calculation of branch instruction is done in which stage of MIPS multi cycle processor *  IF  ID  EX	oboth of these	
<ul> <li>Immediate Addressing Mode</li> <li>Pseudo-Direct Addressing Mode</li> <li>● PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The addressing mode of Jump instruction is known as * <ul> <li>1/1</li> <li>Immediate Addressing Mode</li> <li>● Pseudo-Direct Addressing Mode</li> <li>● PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The address calculation of branch instruction is done in which stage of MIPS o/1 multi cycle processor * <ul> <li>IF</li> <li>ID</li> <li>EX</li> </ul> EX	one of these	
<ul> <li>Immediate Addressing Mode</li> <li>Pseudo-Direct Addressing Mode</li> <li>● PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The addressing mode of Jump instruction is known as * <ul> <li>1/1</li> <li>Immediate Addressing Mode</li> <li>● Pseudo-Direct Addressing Mode</li> <li>● PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The address calculation of branch instruction is done in which stage of MIPS o/1 multi cycle processor * <ul> <li>IF</li> <li>ID</li> <li>EX</li> </ul> EX		
Pseudo-Direct Addressing Mode PC-Relative Addressing Mode none of these  The addressing mode of Jump instruction is known as * 1/1 Immediate Addressing Mode Pseudo-Direct Addressing Mode PC-Relative Addressing Mode none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF ID EX	The addressing mode of branch instruction is known as * 1	/1
<ul> <li>PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The addressing mode of Jump instruction is known as * <ul> <li>Immediate Addressing Mode</li> <li>Pseudo-Direct Addressing Mode</li> <li>PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The address calculation of branch instruction is done in which stage of MIPS o/1 multi cycle processor * <ul> <li>IF</li> <li>ID</li> <li>EX</li> </ul>	Immediate Addressing Mode	
none of these  The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode Pseudo-Direct Addressing Mode PC-Relative Addressing Mode none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF ID EX	Pseudo-Direct Addressing Mode	
The addressing mode of Jump instruction is known as * 1/1  Immediate Addressing Mode  Pseudo-Direct Addressing Mode  PC-Relative Addressing Mode  none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF  ID  EX	PC-Relative Addressing Mode	
<ul> <li>Immediate Addressing Mode</li> <li>Pseudo-Direct Addressing Mode</li> <li>PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor * <ul> <li>IF</li> <li>ID</li> <li>EX</li> </ul>	one of these	
<ul> <li>Pseudo-Direct Addressing Mode</li> <li>PC-Relative Addressing Mode</li> <li>none of these</li> </ul> The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor * <ul> <li>IF</li> <li>ID</li> <li>EX</li> </ul>	The addressing mode of Jump instruction is known as *	/1
PC-Relative Addressing Mode none of these  The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *	Immediate Addressing Mode	
<ul> <li>none of these</li> <li>The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *</li> <li>IF</li> <li>ID</li> <li>EX</li> </ul>	Pseudo-Direct Addressing Mode	
The address calculation of branch instruction is done in which stage of MIPS 0/1 multi cycle processor *  IF  ID  EX	PC-Relative Addressing Mode	
multi cycle processor *  IF  ID  EX	one of these	
<ul><li>□ ID</li><li>■ EX</li></ul>		
● EX		)/1
	multi cycle processor *	)/1
○ MEM	multi cycle processor *	)/1
	multi cycle processor *  IF  ID	)/1

The address calculation of Jump instruction is done in which stage of MIPS multi cycle processor *	0/1
○ IF	
O ID	
○ MEM	

This form was created inside of Sardar Vallabhbhai National Institute of Technology, Surat.

Google Forms