


# ASSIGNMENT-6


U19CS012

1. Determine and plot the output voltage for the given circuit. Also verify the same using Multisim.




(I) Multisim Calculations:

1.) Circuit Image:




## 2.) Grapher Image:




## (II) Theoretical Calculations:

### DELD ASSIGNMENT 6 (UACSO12)

Q1.7



Input waveform:



$$V_A = V_{\text{input}} - 0.7 \text{ (forward voltage of Si diode)}$$

$$= (20 - 0.7) \text{ V}$$

$$= 19.3 \text{ V}$$

Applying Voltage division Rule,

$$V_o = V_A \times \frac{(2.2 \text{ k}\Omega)}{(2.2 + 1.8 \text{ k}\Omega)}$$

$$= 19.3 \times \left( \frac{2.2}{4} \right) = \boxed{10.615 \text{ V}}$$


In Forward Bias  $\rightarrow$  (short circuit)

Reverse bias  $\rightarrow$  (open circuit)  $\Rightarrow i = 0 \Rightarrow$  No drop across resistor  $2.2 \text{ k}\Omega$   
[follows input waveform]


Positive half cycle  $\uparrow$   $V_o = 10.615 \text{ V}$  at  $V_{\text{in}} = 20 \text{ V}$

Negative half cycle  $V_o = 0 \text{ V}$  [Negative clipper]

Expected Output Waveform:




2. Identify the type of Logic Gate implemented by the below diode configuration. Also verify it using Multisim.




A.) Multisim Calculations:

1.) Circuit Image:



## 2.) Grapher Image:




It Follows the Truth Table of AND Gate. [From Above Graph]

B.) Theoretical Calculations:

(U19CS012)

27



CASE 1: Voltage at ① & ② is 10V

$$V_1 = 10 \quad V_2 = 10$$

∴ Circuit becomes open (∵ Both D1 & D2 are <sup>reverse</sup> biased)

Hence no current flows through resistor

∴ No voltage drop across 1k resistor

$$[V_o = 10V]$$

CASE 2: Either  $V_1 = 0V$  &  $V_2 = 10V$

or  $V_1 = 10V$  &  $V_2 = 0V$

CASE 3:

$$V_1 = 0V \quad V_2 = 0V$$

Both are grounded

∴ D1 & D2 both forward

baised

$$∴ [V_o = 0V]$$

Due to one volt = 0V, the

Diode becomes Forward bias & acts as

short circuit.

$$∴ [V_o = 0V]$$

[ $V_1$  &  $V_2$  are connected to ground)  
i.e.  $V_1 = 0V$ ]

Truth Table (Theoretical)


INPUTS		OUTPUT (in volts)
1 (volt)	2 (volt)	
0 (0)	0 (0)	0 (0)
10 (1)	0 (0)	0 (0)
0 (0)	10 (1)	0 (0)
10 (1)	10 (1)	10 (1)

Therefore, Above circuit = AND Logic Gate


Hence, Circuit is Verified Successfully both theoretically & practically.

3. Draw the transfer characteristics for all the clipper configurations which are part of your today's practical (Practical - 6).

Waveform



Transfer Characteristics




(Q3)

U19CS012


(A) Negative clipper

$$\begin{cases} V_i > 0 & V_o = V_i - 0.7 \\ V_i < 0 & V_o = 0 \end{cases}$$




(B) Positive clipper

$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i + 7 \end{cases}$$




(C) Negative clipper with Bias - I

$$\begin{cases} V_i > 0 & V_o = V_i - 1.9 \\ V_i < 0 & V_o = 0 \end{cases}$$




(D) Negative clipper with Bias - II

$$\begin{cases} V_i > 0 & V_o = V_i + 1.2 - 0.7 = V_i + 0.5 \\ V_i < 0 & V_o = 0 \end{cases}$$




(E) Positive clipper with Bias - I

$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i - 0.5 \end{cases}$$



(F) Positive clipper with Bias - II


$$\begin{cases} V_i > 0 & V_o = 0 \\ V_i < 0 & V_o = V_i + 1.9 \end{cases}$$





4. Assuming Symmetrical Sine wave input with peak value greater than the reference voltage, predict the output and plot the Transfer Characteristics for the following Clipper Circuits:


A.)



I.) Theoretical Calculations:

Q4.3

(A)




$V_i =$  symmetrical sine wave

$$[V_{peak} > V_{ref}]$$

(I) During Positive half cycle  $\left( \frac{\pi}{2} \text{ volt} \right)$

$\therefore$  Diode  $D1$  will be in

reverse bias  $[V_b = -ve \& V_a = +ve]$




therefore no current will flow

(II) During Negative

half cycle (after  $\frac{\pi}{2} \text{ V}$ )


The Diode  $D1$  behaves as



sp (short circuit)

$$\therefore [V_o = V_i]$$

Predicted Output:




Transfer characteristics

$$\textcircled{1} V_i \geq -V_R \quad V_o = -V_R$$


$$\textcircled{2} V_i < -V_R \quad V_o = -V_R + \delta$$

$$[\delta = I R]$$


$$[V_o = V_i]$$




## 1.) Circuit Image:



## 2.) Grapher Image:




B.)



I.) Theoretical Calculations:


(B)



(I) Case I:  $V_i > V_R$

p side of diode will be at higher potential than n side,

So Diode is Forward biased.

So Diode 

will be short-circuited

$$\therefore [V_o = V_i]$$

(II) Case II:  $V_i < V_R$


p side of Diode will be at low potential than n side

So Diode is Reverse biased




$\therefore$  Diode is Open circuit

$$\therefore [V_o = V_R]$$



Transfer characteristics of circuit

## 1.) Circuit Image:



## 2.) Grapher Image:

