

## **ASSIGNMENT-10**

U19CS012


1.) Using the information provided in the figure below, determine the values of Beta, Vcc and Rb theoretically. Also compute and verify the values of Ic, Vb, and Vc by implementing the circuit on Multisim.



#### 1.) Circuit Image:



#### 2.) Grapher Image:




Parameter	Graph	Theoretical
$V_b$	2.9030 V	2.8 V
V <sub>c</sub>	9.4554 V	9.4 V
I <sub>b</sub>	0.019866 m <i>A</i>	0.020 mA
Ic	3.0475 mA	3.068 mA
Ie	3.0882 mA	3.088 m <i>A</i>

We can Clearly See Both the **Theoretical** and **Multisim Values** are *Approximately Equal*. Hence the Experiment was <u>Performed Successfully</u> and <u>Circuit is verified</u>.

#### 3.) <u>Calculations</u>

1>	et-a		
	$I_{\theta} = 20 \mu \Lambda$ $V$ $I_{c}$ $I_{\varepsilon} = (2.1-0) V$		
	RA \$ 2.7 K \( (Rc) \) 0.68 \( \times 10^3 \) \( \times \)		
	= 3.088 × 10 <sup>-3</sup> A		
	Vet = 4.3 V It = 3.088 mA - 1		
	VBE > 2.1 V Step 2		
	- = I <sub>B</sub> + I <sub>C</sub>		
	3.088 mA = 0.020 mA + Ic		
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
	_ (04)		
	Step 3: Applying KVL,		
	1) Vcc - (Ic Rc) - VcE = 2.1		
	$Vcc = (2.1) + (7.3) + ((3.068 \text{ mA}) \times (2.7 \text{ kg}))$		
	V <sub>CC</sub> = 17.6836 V 3 17.684 V — Ans (1)		
	2) $V_{CC} - (I_B R_B) - V_{BE} = 2.1 V$		
	$17.68 - (20\times10^{-6} \times R_B) - 0.7 = 2.1 \vee$		
	$20 \times 10^{-6} \times R_{R} = 17.68 - 0.7 + 2.1$		
	$R_0 = 14.88 \times 10^6$		
	RB = 744 KQ - Ans(2)		
	117 K12 1118 (2)		
	3) $B = IB - 3.068 \times 10^{-3} A - 153.4 - 900133$		
	3) $\beta = \frac{T_B}{1c} = \frac{3.068 \times 10^{-3}  A}{20 \times 10^{-6}  A} = \frac{153.4}{153.4} = \frac$		
	Extra VB = VCC - IBRB = 17.68 - (20×10-6× 744×103) = 17.68 - 14.86 = 2.8 V		
	Gov .		
	multisim Vc = Vcc - IcRc = 17.66 - (3.668 mAx 2.7 kp) = 17.68 - 8.18 = 9.4 V		

2. Simulate the below given circuit on Multisim and predict the type of Digital Logic implemented by the same. Use the default transistor available in Multisim. Attach all the four screenshots (00, 05, 50 and 55).




#### Answer:

By Observing the Truth Table Obtained from Multisim Simulation, We can clearly see that the Above Circuit [Equivalent to] represents the **Logical AND** Gate.


INPUT1	INPUT2	OUTPUT
0	0	0
0	1	0
1	0	0
1	1	1

## A.) Case #1: 00

#### 1.) Circuit Image:




#### 2.) <u>Grapher Image</u>:



#### B.) Case #2: 05

#### 1.) Circuit Image:




#### 2.) Grapher Image:



## C.) Case #3: 50

#### 1.) Circuit Image:




# 2.) <u>Grapher Image</u>: Transient 1



## D.) Case #4: 55

#### 1.) Circuit Image:



#### 2.) Grapher Image:

