
DIGITAL ELECTRONICS & LOGIC DESIGN LAB

LAB 2 (20 AUG): ASSIGNMENT - LOGIC CIRCUIT


SUBMITTED BY: U19CS012 (D-12) BHAGYA VINOD RANA | C.S.E., S.V.N.I.T.

Question -1


a.) Calculate the Logic Gates Circuit's Output [Theoretical]



b.) Implement the circuit as shown in Figure in Multisim online.



c.) Time Graph



d.) Final Result and Conclusion

	Α	В	С	Graph O/I	Theoratical O/I
1	0	0	0	0	0
2	0	0	1	0	0
3	0	1	0	0	0
4	0	1	1	1	1
5	1	0	0	1	1
6	1	0	1	1	1
7	1	1	0	0	0
8	1	1	1	1	1


Conclusion:

We can observe from Above Table, Both the *Theoretical* and *Multisim* Values of <u>Given Circuit</u> are **Equal**.


Hence, Experiment is Performed Successfully (without any Error).

Question -2


a.) Calculate the Logic Gates Circuit's Output [Theoretical]



b.) Implement the circuit as shown in Figure in Multisim online.



c.) Time Graph



d.) Final Result and Conclusion

	Α	В	С	Graph O/I	Theoratical O/I
1	0	0	0	1	1
2	0	0	1	1	1
3	0	1	0	1	1
4	0	1	1	1	1
5	1	0	0	1	1
6	1	0	1	1	1
7	1	1	0	0	0
8	1	1	1	1	1


Conclusion:

We can observe from Above Graph, Both the *Theoretical* and *Multisim* Values of <u>Given Circuit</u> are **Equal**.


Hence, Experiment is Performed Successfully (without any Error).

Question -3


a.) Calculate the Logic Gates Circuit's Output [Theoretical]



b.) Implement the circuit as shown in Figure in Multisim online.



c.) Time Graph



d.) Final Result and Conclusion

	Α	В	С	Graph O/I	Theoratical O/I
1	0	0	0	0	0
2	0	0	1	0	0
3	0	1	0	0	0
4	0	1	1	0	0
5	1	0	0	0	0
6	1	0	1	0	0
7	1	1	0	0	0
8	1	1	1	1	1

Conclusion:

We can observe from Above Table, Both the *Theoretical* and *Multisim* Values of <u>Given Circuit</u> are **Equal**.

Hence, Experiment is Performed Successfully (without any Error).

Submitted By:

Roll Number: U19CS012 (D-12)

Name: Bhagya Rana