

23 Nov 2020

Your email address (u19cs012@coed.svnit.ac.in) will be recorded when you submit this form. Not you? [Switch account](#)

* Required

Pipelining processor requires to pass each control signal with the instruction to which it applies. *

- ☒ True
- ☐ False

The pipeline registers are also written on every cycle, so explicit write signals for all pipeline registers are needed. *

- ☐ False
- ☒ True

A data dependency occurs when a _____ instruction requires an input value that is set by an _____ instruction. *

- ☒ later, earlier
- ☐ earlier, later

When more than one steps of instructions are overlapped during execution of the program, then processor is called *

- ☒ Pipelining Processor
- ☐ Multi Step Processor
- ☐ Multi Cycle Processor

Solution to data hazard in pipeline can be achieved using _____. *

- ☐ Pipeline Datapath
- ☒ Insert Bubble
- ☒ Stalling

In pipelining processor, the RegWrite signal must be applied to the register file during the _____ stage. *

- ☐ MEM
- ☐ ID
- ☒ WB



A data hazard always implies a data dependency, but some data dependencies do not imply a data hazard. *

- ☐ False
- ☒ True

Every MIPS instruction can be implemented in at most _____ clock cycles. *

- ☒ 5
- ☐ 4
- ☐ 1

EX/MEM pipeline register will have the control signals for the _____ and _____ pipeline stages. *

- ☒ WB and MEM
- ☐ WB and ID
- ☐ EX and MEM

In pipelining processor passes the RegWrite signal to _____ pipeline registers. *

- ☐ IF/ID
- ☒ ID/EX
- ☒ EX/MEM
- ☒ MEM/WB

The data dependency condition of EX-hazard are *

- ☐ EX/MEM.Rs = ID/EX.Rd
- ☒ EX/MEM.Rd = ID/EX.Rt
- ☒ EX/MEM.Rd = ID/EX.Rs
- ☐ EX/MEM.Rt = ID/EX.Rd

The instruction code is read from memory using the PC and then it is placed in the _____ pipeline register. *

- ☐ EX/ID
- ☐ ID/IF
- ☐ ID/EX
- ☒ IF/ID



Data hazards cannot be avoided by providing appropriate inputs to ALU directly using mux and control unit. *

☐ False

☒ True

A register file is used to read and write in _____ ID and WB stages. *

☐ MEM

☐ ID

☒ WB

☐ EX

☒ IF

The following set of instructions can cause _____: add \$s0, \$t0, \$t1 sub \$t2, \$0, \$t1. *

☐ one WAW data hazard

☐ no data hazard

☒ one RAR data hazard

Submit

This form was created inside of Sardar Vallabhbhai National Institute of Technology, Surat. [Report Abuse](#)

Google Forms

