

Sardar Vallabhbhai National Institute of Technology, Surat

ECED Department

Subject: Digital Electronics and Logic Design (EC-207) B.Tech Computer Engineering, Sem-III, Div – (A/B)

Date: 11-11-2020

Assignment for Practical - 12

1. Solve for output Function/Functions. Also verify the same using Multisim.




Fig. a - A Batch




Fig. b B - Batch

2. Design, implement and verify using Multisim:

Batch - A: BCD to Excess – 3 Code Converter

Batch - B: Excess – 3 to BCD Code Converter

BCD(8421)				Excess-3			
A	В	С	D	w	X	у	\mathbf{z}
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

